


Service Manual



ORDER NO. RRV1280

COMPACT DISC RECORDER

PDR-99 PDR-05

THIS MANUAL IS APPLICABLE TO THE FOLLOWING MODEL(S) AND TYPE(S).

-	Мо	del	Power Requirement	Remarks
Туре	PDR-99	PDR-05	Fower nequirement	nemarks
KU	0	0	AC120V	
ME8	-	0	AC220 – 230V	

CONTENTS

1.	SAFETY INFORMATION	2
2.	PACKING AND PARTS LIST	4
3.	EXPLODED VIEWS AND PARTS LIST	5
4.	DISASSEMBLY	12
5.	SCHEMATIC AND PCB CONNECTION	
	DIAGRAMS	13
6.	PCB PARTS LIST	39
7.	ADJUSTMENTS	46
8.	TROUBLESHOOTING	
9.	IC INFORMATION	75
10.	FL INFORMATION	103
11.	CIRCUIT DESCRIPTION	104
12.	BLOCK DIADRAMS	119
13.	PANEL FACILITIES	123
14.	SPECIFICATIONS	124

PIONEER ELECTRONIC CORPORATION 4-1, Meguro 1-Chome, Meguro-ku, Tokyo 153, Japan PIONEER ELECTRONICS SERVICE, INC. P.O. Box 1760, Long Beach, CA 90801-1760, U. S. A. PIONEER ELECTRONIC (EUROPE) N.V. Haven 1087 Keetberglaan 1, 9120 Melsele, Belgium PIONEER ELECTRONICS ASIACENTRE PTE. LTD. 501 Orchard Road, #10-00 Lane Crawford Place, Singapore 0923

1. SAFETY INFORMATION

This service manual is intended for qualified service technicians; it is not meant for the casual do-it-yourselfer. Qualified technicians have the necessary test equipment and tools, and have been trained to properly and safely repair complex products such as those covered by this manual.

Improperly performed repairs can adversely affect the safety and reliability of the product and may void the warranty. If you are not qualified to perform the repair of this product properly and safely, you should not risk trying to do so and refer the repair to a qualified service technician.

WARNING

Lead in solder used in this product is listed by the California Health and Welfare agency as a known reproductive toxicant which may cause birth defects or other reproductive harm (California Health & Safety Code, Section 25249.5).

When servicing or handling circuit boards and other components which contain lead in solder, avoid unprotected skin contact with the solder. Also, when soldering do not inhale any smoke or fumes produced.

NOTICE

(FOR CANADIAN MODEL ONLY)

Fuse symbols - (fast operating fuse) and/or - (slow operating fuse) on PCB indicate that replacement parts must be of identical designation.

REMARQUE

(POUR MODÈLE CANADIEN SEULEMENT)

Les symboles de fusible (fusible de type rapide) et/ou (fusible de type lent) sur CCI indiquent que les pièces de remplacement doivent avoir la même désignation.


-(FOR USA MODEL ONLY)-

1. SAFETY PRECAUTIONS

The following check should be performed for the continued protection of the customer and service technician.

LEAKAGE CURRENT CHECK

Measure leakage current to a known earth ground (water pipe, conduit, etc.) by connecting a leakage current tester such as Simpson Model 229-2 or equivalent between the earth ground and all exposed metal parts of the appliance (input/output terminals, screwheads, metal overlays, control shaft, etc.). Plug the AC line cord of the appliance directly into a 120V AC 60Hz outlet and turn the AC power switch on. Any current measured must not exceed 0.5mA.



AC Leakage Test

ANY MEASUREMENTS NOT WITHIN THE LIMITS OUTLINED ABOVE ARE INDICATIVE OF A POTENTIAL SHOCK HAZARD AND MUST BE CORRECTED BEFORE RETURNING THE APPLIANCE TO THE CUSTOMER.

2. PRODUCT SAFETY NOTICE

Many electrical and mechanical parts in the appliance have special safety related characteristics. These are often not evident from visual inspection nor the protection afforded by them necessarily can be obtained by using replacement components rated for voltage, wattage, etc. Replacement parts which have these special safety characteristics are identified in this Service Manual.

Electrical components having such features are identified by marking with a Δ on the schematics and on the parts list in this Service Manual.

The use of a substitute replacement component which dose not have the same safety characteristics as the PIONEER recommended replacement one, shown in the parts list in this Service Manual, may create shock, fire, or other hazards.

Product Safety is continuously under review and new instructions are issued from time to time. For the latest information, always consult the current PIONEER Service Manual. A subscription to, or additional copies of, PIONEER Service Manual may be obtained at a nominal charge from PIONEER.

(FOR EUROPEAN MODEL ONLY)

- VARO! -

AVATTAESSA JA SUOJALUKITUS OHITETTAESSA OLET ALTTIINA NÄKYMÄTTÖMÄLLE LASERSATEILYLLE. ÄLÄ KATSO SÄTEESEEN.

-ADVERSEL: -

USYNLIG LASERSTRÄLING VED ÄBNING NÄR SIKKERHEDSAFBRYDERE ER UDE AF FUNKTION UNDGÅ UDSAETTELSE FOR STRÄLING

VARNING! -

OSYNLIG LASERSTRÄLNING NAR DENNA DEL ÄR ÖPPNAD OCH SPÄRREN ÄR URKOPPLAD. BETRAKTA EJ STRÄLEN.



LASER Kuva 1 Lasersateilyn varoitusmerkki

- WARNING! -

DEVICE INCLUDES LASER DIODE WHICH EMITS INVISIBLE INFRARED RADIATION WHICH IS DANGEROUS TO EYES. THERE IS A WARNING SIGN ACCORDING TO PICTURE 1 INSIDE THE DEVICE CLOSE TO THE LASER DIODE.




LASER
Picture 1
Warning sign for laser radiation

----IMPORTANT

THIS PIONEER APPARATUS CONTAINS LASER OF CLASS 1.
SERVICING OPERATION OF THE APPARATUS SHOULD BE DONE BY A SPECIALLY INSTRUCTED PERSON.

LABEL CHECK (PDR-05/ME8 type)



VARO!

Avattaessa ja suojalukitus ohitettaessa olet alttiina näkymättömälle lasersateilylle. Alä katso sateessen. VARNING:

Osynlig laserstrålning när denna del är öppnad och spärren är urkopplad. Betrakta ej strålen. PRMM233

Additional Laser Caution -

1. Laser Interlock Mechanism

The position of the switch (S101) for detecting clamp state is detected by the system microprocessor, and the design prevents laser diode oscillation when the switch (S101) is not clamp state [X OPEN signal is OFF (high) and X CLAMP signal is ON (low).].

Thus, the interlock will no longer function if the switch (\$101) is deliberately set to clamp state [X OPEN signal is OFF (high) and X CLAMP signal is ON (low).].

The interlock also dose not function in the test mode * . Laser diode oscillation will continue, if pin 39 of PA4022A (IC101) on the HEAD board assy mounted on the single mechanism assy is connected to GND.

- When the cover is opened with the servo mechanism block removed and turned over, close viewing of the objective lens with the naked eye will cause exposure to a Class 1 laser beam.
- * : Refer to page 49 .

2. PACKING AND PARTS LIST

NOTES:

- Parts marked by "NSP" are generally unavailable because they are not in our Master Spare Parts List.
- The \triangle mark found on some component parts indicates the importance of the safety factor of the parts. Therefore, when replacing, be sure to use parts of identical designation.
- Parts marked by " " are not always kept in stock. Their delivery time may be longer than usual or they may be unavailable.


■ CONTRAST OF PDR-99/KU, PDR-05/KU AND PDR-05/ME8

PDR-99/KU, PDR-05/KU and PDR-05/ME8 have the same construction except for the following:

		Constant & Description		Part No.		Damasalas
Mark No.	No.	Symbol & Description	PDR-99/KU	PDR-05/KU	PDR-05/ME8	Remarks
	2	Cord with mini plug (for SR cord)	PDE1247	PDE1247	Not Used	
	3	Operating instructions (English)	PRB1235	PRB1224	Not used	
	3	Operating instructions (English/French/German/Italian)	Not Used	Not Used	PRE1216	
	3	Operating instructions (Dutch/Swedish/Spanish/Danish)	Not Used	Not Used	PRF1069	
	4	CD-R disc caution card	PRM1046	PRM1046	PRM1045	
	9	Mirror mat	DHL1006	Z23-007	Z23-007	
	10	Styrol protector F	PHA1301	PHA1243	PHA1243	
	11	Styrol protector R	PHA1302	PHA1245	PHA1245	
	12	Packing case	PHG2157	PHG2119	PHG2118	

■ PARTS LIST FOR PDR-99/KU

Mark	No.	Description	Parts No.
	1	Cord with plug	PDE1109
	2	Cord with mini Plug (for SR cord)	PDE1247
	3	Operating instructions (English)	PRB1235
	4	CD-R disc caution card	PRM1046
	5	Wireless remote control unit (CU-PD075)	PWW1103
	6	Battery cover	PZN1010
NSP	7	Battery (R03, AAA)	VEM-022
	8	Polyethylene bag	Z21-038
	9	Mirror mat	DHL1006
	10	Styrol protector F	PHA1301
	11	Styrol protector R	PHA1302
	12	Packing case	PHG2157



3. EXPLODED VIEWS AND PARTS LIST

NOTES:

- Parts marked by "NSP" are generally unavailable because they are not in our Master Spare Parts List.
- The ⚠ mark found on some component parts indicates the importance of the safety factor of the parts. Therefore, when replacing, be sure to use parts of identical designation.
- Parts marked by " " are not always kept in stock. Their delivery time may be longer than usual or they may be unavailable.

3.1 EXTERIOR

■ CONTRAST OF PDR-99/KU, PDR-05/KU AND PDR-05/ME8

PDR-99/KU, PDR-05/KU and PDR-05/ME8 have the same construction except for the following:

	.	0 1 10 0 111		Part No.		5
/lark	No.	Symbol & Description	PDR-99/KU	PDR-05/KU	PDR-05/ME8	Remarks
	2	Servo Ucom board assy	PWZ3027	PWZ3029	PWZ3028	
	3	Audio digital board assy	PWZ3033	PWZ3031	PWZ3032	
	8	Power A board assy	PWZ3049	PWZ3047	PWZ3048	
	9	Power B board assy	PWZ3053	PWZ3051	PWZ3052	
<u> </u>	10	Strain relief	CM-22C	CM-22C	CM-22B	
Ž	13	AC power cord	PDG1015	PDG1015	PDG1003	
	14	Ferrite core	PTH1018	PTH1018	PTH1021	
7	15	Power transformer (Servo, AC120V)	PTT 1308	PTT1308	Not Used	
7	15	Power transformer (Servo, AC220V - 230V)	Not Used	Not Used	PTT1315	
7	16	Power transformer (Audio, AC120V)	PTT1309	PTT1309	Not Used	
7	16	Power transformer (Audio, AC220V – 230V)	Not Used	Not Used	PTT1316	
7	17	Fuse (FU 11, 1A)	REK1075	REK1075	Not Used	
7	17	Fuse (FU 11, T500mA)	Not Used	Not Used	AEK1051	
	26	Rear base R99	PNA2247	Not Used	Not Used	
	26	Rear base	Not Used	PNA2201	PNA2200	
	39	FL sheet	PAM1673	PAM1673	PAM1669	
	40	Front panel 99 (AL)	PAN 1335	Not Used	Not Used	
	40	Front panel	Not Used	PAN1334	PAN1337	
	41	Name plate 99 (AL)	PAN 1325	Not Used	Not Used	
	41	Name plate	Not Used	PAN1308	PAN1332	
	42	Display panel 99 (AL)	PAN1326	Not Used	Not Used	
	42	Display panel	Not Used	PAN1309	PAN1309	
	43	Side mole (L)	PAN1327	Not Used	Not Used	
	44	Side mole (R)	PAN1328	Not Used	Not Used	
	45	Step screw	PBA1103	Not Used	Not Used	
	46	Plate spring	PBK1061	Not Used	Not Used	
	49	Side wood (L)	PMM1041	Not Used	Not Used	
	50	Side wood (R)	PMM1042	Not Used	Not Used	
	51	Wood coller	PNW1238	Not Used	Not Used	
	57	Control panel 99 (AL)	PNW2630	Not Used	Not Used	
	57	Control panel	Not Used	PNW2571	PNW2571	
	59	65 label	ORW1069	ORW1069	Not Used	
	62	Bonnet	PYY1189	PYY1188	PYY1188	
	72	Caution label (HE)	Not Used	Not Used	PRW1233	
SP	73	Caution label (F)	Not Used	Not Used	VRW-328	
	74	Caution label (G)	Not Used	Not Used	VRW-329	
	75	Caution label	Not Used	Not Used	VRW1094	
	76	Screw	Not Used	FBT40P080FZK	FBT40P080FZK	
	79	Earth plate	Not Used	Not Used	PBK1090	
	81	Sheet	PNM1293	Not Used	Not Used	

PDR-99, PDR-05

■ PARTS LIST FOR PDR-99/KU

Mark	No.	Description	Parts No.	Mark	No.	Description	Parts No.
	1	HEAD BOARD ASSY	PWZ3022		56	Tray holder	PNW2592
	2	SERVO UCOM BOARD ASS			57	Control panel 99 (AL)	
	3	AUDIO DIGITAL	PWZ3033		58	Name plate (AL)	PNW2630
	5	BOARD ASSY	1 W 23033		59	65 label	VAM1032 ORW1069
NSP	4	REC VR BOARD ASSY	PWZ3034		60	Caution label	PRW1244
NSP	5	H.P BOARD ASSY	PWZ3038		00	Caution laber	PR W 1244
1101	3	II.I BOARD ASSI	1 W 25056		61	Indicator lens	DC 4 1304
NSP	6	MECHANISM BOARD ASSY	DW72062		62	Bonnet	PEA1206
1101	7	FUNCTION BOARD ASSY	PWZ3042		63	Screw	PYY1189
	8	POWER A BOARD ASSY	PWZ3049		64	Ferrite core	BBT30P080FCC
	9	POWER B BOARD ASSY	PWZ3053		65	Screw	PTH1009
Δ	10	Strain relief	CM-22C		03	Sciew	BBZ30P080FCC
443	10	Suam rener	CIVI-22C		66	Screw	IP720D060ECC
	11	39P F.F.C/30V	PDD1163		67	Screw	IBZ30P060FCC
	12	Connector assy (5P)	PDE1272		68	Screw	IBZ30P080FCC
Δ	13	AC power cord	PDG1015		69	Screw	IBZ30P150FCC
445	14	Ferrite core	PTH1018		70		PPZ30P150FMC
Δ	15	Power transformer	PTT1308		70	Rivet (plastic)	RBM-003
22	15	(Servo, AC120V)	F111306		71	Binder	ZCA CKDOODK
		(Servo, AC120V)			72		ZCA-SKB90BK
Δ	16	Power transformer	DTT1200				
243	10		PTT1309		73		
A	17	(Audio, AC120V)	DEW1075		74	• • • • •	
Δ	17	Fuse (FU11, 1A)	REK1075		75	• • • • •	
	18	Screw	ABA1207				
NOD	19	Cord clamper	RNH-184		76		
NSP	20	Cushion (3.5)	PEB1110		77	Cord clamper	DNF1128
				NSP	78	Binder holder	PNW1021
NSP	21	Spacer A	PEB1228		79		
	22	Rubber spacer A	PEB1280	NSP	80	Cap	VEC1810
	23	Rubber spacer B	PEB1281				
NSP	24	Under base	PNA2195		81	Sheet	PNM1293
	25	Audio angle	PNA2197				
	26	Rear base 99	PNA2247				
	27	Stopper	PNM1285				
	28	Insulator	PNW2020				
NSP	29	PCB holder	PNW2100				
	30	PCB holder	PNW2562				
NSP	31	PCB spacer	PNY-404				
NSP	32	Loading mechanism assy TT	PXA1568				
	33	Headphone knob	PAC1600				
	34	Operate button	PAC1744				
	35	REC button	PAC1804				
	36	Power button	PAC1805				
	37	VR knob	PAC1806				
	38	Display window	PAM1668				
	39	FL sheet	PAM1673	,			
	40	Front panel 99 (AL)	PAN1335				
	••						
	41	Name plate 99 (AL)	PAN1325				
	42	Display panel 99 (AL)	PAN1326				
	43	Side mole (L)	PAN1327				
	44	Side mole (R)	PAN1328				
	45	Step screw	PBA1103				
	7-3	Otop Serew	IDUIIO				
	46						
	40 47	Earth spring B	PBK1138				
	48	Earth spring C	PBK1143				
	49	Side wood (L)	PMM1041				
	50	Side wood (R)	PMM1042				
	۔ ۔	W11	DNIII 1 2 2 2				
	51	Wood coller	PNW1238				
	52	LED lens	PNW2019				
	53	REC ring	PNW2558				
	54	REC lens	PNW2559				
	55	Holder	PNW2591				

ł

4

;)

6

3.2 LOADING MECHANISM ASSY TT

D


Parts List

Mark	No.	Description	Parts No.	Mark	No.	Description	Parts No.
	1	Lever switch (S601)	DSK1003		51	Pinion gear	PNW2515
	2	Float screw	PBA1027	NSP	52	Spindle D.C motor (0.3W)	PXM1033
	3	Rubber belt	PEB1186	NSP	53	SERVO MECHANISM ASSY	
	4	Motor pulley	PNW1634		54	Stop ring	YE20S
	5	Drive gear	PNW1996		55	Shaft holder	PNB1382
	6	Timing lever	PNW2168		56	HEAD BOARD ASSY	PWZ3022
	7	Gear pulley	PNW1998		57	Screw	BPZ26P060FMC
	8	SW head	PNW1999		58	Screw	IBZ30P080FCC
	9	Float base	PNW2563	NSP	59	MECHANISM BOARD ASSY	PWZ3062
	10	Left cam	PNW2001		60	Caution label	PRW1244
	11	Right cam	PNW2002		61	Connector assy 5P	PDE1243
	12	Float spring	PBH1120		62	Clamp spring	PBK1139
	13	Lock spring	PBH1121		63	Spacer	PBF1014
	14	Float rubber	PEB1014		64	Screw	IPZ30P080FCC
	15	Table rubber sheet	PEB1181				
	16	Tray	PNW2003				
	17	Table guide	PNW2004				
	18	Lock plate	PNW2005				
	19	D.C. motor	PXM1010				
		(0.75W, LOADING)					
	20	Float rubber	PEB1031				
	21	Cord clamper	RNH-184				
	22	Screw	BMZ26P040FMC				
	23	Screw	IPZ26P060FCU				
	24	Screw	IPZ20P080FMC				
	25	Turn table assy	PEA1165				
	26	Screw	IPZ30P080FCU	Lla	4- :	install the disp toble	
	27	Loading base	PNW1995	1		install the disc table	
NSP	28	Table shaft holder	PXA1383	1 Use	e nipp	ers or other tool to cut the	two sections
NSP	29	Turn table (AL)	PNR 1035	m ₂	rked ((A) in figure [1]. Then rem	nove the spacer
	30	Guide shaft	DLA1530	1 ""	incu (m ingere En. Themren	to to the option.
	31	Earth spring	PBH1196	2 W	nile su	ipporting the spindle moto	r shaft with the
NSP	32	Earth lead unit/300V	PDF1088			put the spacer on top of the n	
	33	TAN base	PNB1514				
	34	Stopper ring	PNM1246			stick the disc table TT on t	top (takes about
	35	Gear 2	PNW2513			ssure).	
	36	Gear 3	PNW2514	Tal	ke off	the spacer.	
	37	TAN plate TT	PNW2518	1			
	38	Mechanism chassis	PNW2520			2	
	39	Gear 1	PNW2521			ا ک	
	40	Disc table TT assy	PEA1323	Mechani chassis	sm (A)		
	41	Carriage moter assy	PEA1324			(Pressu	re of about 9kg)
	42	D.C motor assy (Spindle)	PEA1325			Spacer	Disc table TT
	43	Pickup assy	PEA1326		*	₹ % /	<u> </u>
	44	Screw	BBZ26P040FMC				8.1mm
	45	Screw	BBZ26P080FMC	Spacer	7/		
	46	Screw	BMZ20P040FMC		(Á)	Mechanism	
	47	Screw	JFZ20P030FNI	1		chassis /	
	48	Washer	WT12D032D025			TAN base Stoppe	r Mechanism board
NSP	49	Mirror mat	PNM1247			•••	
NSP	50	Disc table TT	PNW2516				

4. DISASSEMBLY

4.1 REMOVE THE TRAY PANEL

Hold the tray panel with your hands as shown in Fig. 1, and grasp the tray with your thumbs and then lift the tray panel up while pulling it toward you with the other fingers. (Fig. 2)






Fig. 2

4.2 INSTALL THE TRAY PANEL

Align the tray panel with the grooves located at both edges of the tray. And then press it down till it stops. (Fig. 3)






Fig. 3

4.3 REMOVE AND SET UP THE HEAD BOARD ASSY

- 1 Remove the bonnet (side wood).
- 2 Remove the tray panel. (Refer to 4.1)
- 3 Remove the five screws of the front panel.



4 Pull out the right side of the front panel to the front and remove the four screws of the board.



- (s) Remove the fixtures of the wires connected to the board (word holder, PCB binder).
- 6 Place the HEAD BOARD ASSY upright against the slit of the float base.




Fig. 6

5. SCHEMATIC AND PCB CONNECTION DIAGRAMS

5.1 OVERALL WIRING DIAGRAM

1


В


С

D

Ε

F





HEAD BOARD ASSY, PICKUP ASSY

16

CN1 1 Ø S 7 B - PH - K - S

3

DC MOTOR ASSY (SPINDLE) (PEA1325)

(PEA1324)


(PXA1560)

SERVO MECHANISM ASSY

В

F

SCH-2



HEAD BOARD ASSY, PICKUP ASSY

SCH-2

• This diagram is viewed from the p

• This PCB is double sided.

Voltages (V) of HEAD BOARD Assy

Pin		MODE		Pin		MODE	
No.	STOP	PLAY	REC	No.	STOP	PLAY	REC
1	0.01	- 1	- 0.1	35	0.6	0.6	0.8
2	0.02	- 0.12	- 0.4	36	0.6	0.5	0.8
3	0	- 0.16	0.0	37	1.2	1.2	1.5
4	- 4.9	- 4.9	- 4.9	38	0.1	0.1	3.1
5	0.0	0.0	0.0	39	5.0	0.0	0.0
6	0.0	0.0	0.0	40	0.0	0.0	- 0.1
7	0.0	0.0	0.0	41	0.0	0.0	0.0
8	0.0	0.0	0.0	42	0.0	0.0	0.0
9	0.0	0.0	0.0	43	0.0	0.0	0.1
10	0.0	0.0	0.0	44	0.0	-0.1	-0.1
11	0.0	0.0	0.0	45	- 4.9	- 4.9	-4.9
12	0.0	0.0	0.0	46	0.0	-0.1	- 0.1
13	0.0	0.0	0.0	47	0.0	0.0	0.0
14	0.0	0.0	0.0	48	0.0	0.0	0.0
15	0.0	0.0	0.0	49	0.0	0.0	0.0
16	0.0	0.0	_	50	0.0	0.0	0.0
17	0.0	0.0	0.0	51	0.0	0.0	0.0
18	0.0	0.0	0.0	52	0.0	-0.1	0.0
19	0.0	0.0	0.0	53	0.0	-0.1	- 0.1
20	0.0	0.0	0.0	54	0.0	0.2	0.2
21	0.0	0.0	0.0	55	0.0	0.0	0.0
22	0.0	0.0	0.0	56	0.0	0.0	0.0
23	1.4	1.4	1.4	57	0.1	0.1	0.1
24	1.4	1.4	1.4	58	-4.0	-4.0	-4.0
25	0.0	0.0	0.9	59	-2.9	-2.7	-2.7
26	0.0	0.2	0.2	60	0.0	0.0	0.0
27	0.0	0.0	1.2	61	0.0	0.0	0.0
28	0.0	0.0	0.0	62	0.0	0.0	0.0
29	5.0	5.0	5.0	63	5.0	. 5.0	5.0
30	4.2	1.2	1.2	64	- 0.1	0.3	0.3
31	- 3.4	- 1.7	- 1.7	65	0.0	-0.1	0.0
32	0.0	0.0	0.0	66	- 0.3	1.4	1.2
33	-1.0	0.0	0.0	67	0.0	0.0	0.0
34	4.3	3.6	3.6	68	-0.1	0.0	0.0

В

D

Ε

8

Pin		MODE	
No.	STOP	PLAY	REC
1	0	0.2	1.5
2	1.4	1.4	1.5
3	1.4	1.4	1.4
4	- 5.0	- 5.0	- 5.0
5	0	0	-
6	0	0	(
7	0	0	0.1 to 0.0
8	5	5	

MODE STOP PLAY

	_ ,_,		•		_ (= ,=	,	
n		MODE		Pin		MODE	
0.	STOP	PLAY	REC	No.	STOP	PLAY	REC
	0	0.2	1.5	1	0	0	
2	1.4	1.4	1.5	2	9.4	-	_
3	1.4	1.4	1.4	3	- 0.4	- 0.4	- C
1	- 5.0	- 5.0	- 5.0	4	- 10.0	-	_
5	0	0	0	5	- 0.4	- 0.4	- C
3	0	0	0	6	- 0.4	- 0.4	- 0
,	0	0	0.1 to 0.6	7	0	0.0	C
	5	5	5	8	0	0.0	C
0:	3 (TC7S	USF) (\	/1	IC20	3 (LA65	520) [V]	

2

0.01

0.04

Pin No.	MODE					
No.	STOP	PLAY	REC			
1	0	0	0			
2	9.4	-				
3	- 0.4	- 0.4	- 0.4			
4	- 10.0	-	_			
5	- 0.4	- 0.4	- 0.4			
6	- 0.4	- 0.4	- 0.4			
7	0	0.0	0.0			
8	0	0.0	0.0			

Pin	MODE					
No.	STOP	PLAY	REC			
1	0	0	C			
2	9.4	-				
3	- 0.4	- 0.4	- 0.4			
4	10.0	-	-			
5	- 0.4	- 0.4	- 0.4			
6	- 0.4	- 0.4	- 0.4			
7	0	0.0	0.0			
8	0	0.0	0.0			

MODE						
OP	PLAY	REC	}			
0	0	0				
9.4	_	-				
- 0.4	- 0.4	- 0.4				
10.0	1	_				
- 0.4	- 0.4	- 0.4				
- 0.4	- 0.4	- 0.4				
0	0.0	0.0				
0	0.0	0.0				

0 to 0.2

Pin No.	STOP	MODE	REC
E	0.6	0.6	9.0
С	- -		_
R	1.2 1.2		1.4

	Q106 (2SA1037K) [V]						
	Pin No.		MODE				
	No.	STOP	PLAY	REC			
Γ	E	5.0	5.0	4.1			
	С	-	_	-			
	- D						

Pin No.	MODE		
No.	STOP	PLAY	REC
E	5.0	5.0	4.1
С	_	_	
В	-	_	_

E	5.0	5.0	4		
С	_	_	_		
В	1	-	_		
Q107 (2SA1461) [V]					

	E	5.0	5.0	4.8			
	С	_	-	-			
1	В	-	_	_			
	Q107 (2SA1461) [V]						

ı	E	5.0	5.0	4.8		
	С	_	_			
	В	-	-	_		
	Q107 (2SA1461) [V]					
1	MODE					

L	<u> </u>	-	_		
	В	_	_	_	
_	-				
Q	110	7 (2SA1	461) [V	'1	
F	in io.		MODE		
1	۹a.	STOP	PLAY	REC	
Г	E	_	_	_	
-	~				

	1.5	1.5	1.8				
8	3.0	3.0	3.0				
0109 (DTC114TS) [\/]							

Q109 (DTC114TS) [V]								
]	Pin No. S		MODE					
]	No.	STOP	PLAY	REC				
8	E	0.0	_	_				
2	C.	0.0	1.1	1.2				
7	В	5.0	0.0	0.0				

MECHANISM BOARD ASSY

Q103 (2SA1037K) [V] STOP | PLAY

=	5.0	5.0
С	1.0	1.0
В	_	_
Q10	4 (2SA	
Pin		MODE

Q11	1 (DTA	114TK)	[V]
Pin No.		MODE	
No.	STOP	PLAY	REC
E	5.0	-	_
C	0.0	~ ~ ~	

· The parts mounted on this PCB inclu necessary parts for several destinations. For further information for respective destina be sure to check with the schematic diagram.

Pin	MODE		
No.	STOP	PLAY	REC
1	0	- 0.1	- 0.2
2	0	- 0.1	- 0.1
3	0	- 0.1	- 0.1
4	- 5.0	-	_
5	O	0	0
6	0	0	0
7	0	0	0
8	5.0	_	_


IC104 (BA4560F) [V]

Q105 (2SA1037K) [V]

Pin MODE	-		MODE	
C 1.0 1.0 2	No.	STOP		REC
	E	5.0	5.0	-
B	C	1.0	1.0	
	В	_		_

Waveformes at HEAD BOARD ASSY

• Measuring condition : DC input unless otherwise noted.



NOTE FOR PCB DIAGRAMS:


- 1. Part numbers in PCB diagrams match those in the schematic
- diagrams.

 2. A comparison between the main parts of PCB and schematic diagrams is shown below.

Symbol in PCB Diagrams	Symbol in Schematic Diagrams	Part Name
© 0 0 B C E		Transistor
● ○ ○ ○ ○ B C E		Transistor with resistor
© O O D G S		Field effect transistor
<u> </u>		Resistor array
000		3- terminal regulator

- This diagram is viewed
- This PCB is double sid


PCB-2




PNP1392-A

Q5026 IC207

D ASSY



n is viewed from the gray colored foil side. double sided.




Voltages (V) of SER


IC201 (CXA1372Q) [V]

5.3 SERVO UCOM BOARD ASSY

Waveformes at SERVO UCOM BOARD ASSY

• Measuring condition : DC input unless otherwise noted.





- This diagram is viewed from the pink colored foil side.
- This PCB is double sided.

Note:

*1: Ask PIONNER subsidiaries/distributors if these parts are to be replaced or repaired.

TO HEAD BOARD ASSY TO AUDIO DIGITAL BOARD ASSY CN106 SERVO UCOM BOARD ASSY TO LOADING MECHANISM ASSY TT FUNCTION BOARD ASSY CN701 TO H.P BOARD ASSY -J401 VR201 VR202 IC361 IC311 Q208 1C360 Q5026 IC207 IC5024 IC355 Q201 IC357 IC354 IC201 IC208 • The parts mounted on this PCB include all IC206 necessary parts for several destinations. TO HEAD BOARD ASSY TO AUDIO DIGITAL BOARD ASSY For further information for respective destinations, CN105 CN 301 be sure to check with the schematic diagram. TO POWER B BOARD ASSY CN17

of SERVO UCOM BOARD Assy

)	[V]				
		Pin		MODE	
	REC	No.	STOP	PLAY	REC
9	0.0	25	4.9	4.9	0.0
9	0.0	26	0.1	0.1	1.2
O	0.0	27	0.8	1.5	1.9
0	0.0	28	0.0	0.0	0.0
•	- 0.4	29	0.0	0.0	3.7
P	0.0	30	-4.9	- 4.9	-4.9
3	0.3	31	2.5	2.5	2.5
ō	0.0	32	2.6	2.6	2.8
9	0.0	33	0.1	5.0	5.0
7	5.0	34	1.4	- 1.1	- 4.8
7	0.0	35	- 1.0	- 1.4	-4.8
2	0.0	36	5.0	5.0	5.0
7	0.0	37	0.0	- 0.4	- 4.0
3	0.3	38	-4.0	- 3.2	- 1.9
7	0.0	39	0.0	0.0	0.0
7	- 4.0	40	-0.1	0.1	3.9
1	1.3	41	-4.9	- 4.9	-4.9
7	0.0	42	0.0	0.0	0.0
1	-4.9	43	0.0	0.0	0.0
Ī	5.0	44	0.0	0.0	0.0
7	5.0	45	0.0	0.0	0.0
1	5.0	46	0.0	0.0	0.0
7	5.0	47	0.2	0.0	0.0
1	0.7	48	0.2	0.0	0.0

Pin		MODE		Pin		MODE	
No.	STOP	PLAY	REC	No.	STOP	PLAY	REC
1	5.0	5.0	5.0	33	3.9	3.9	3.
2	2.5	2.4	2.5	34	0.0	0.0	0.
3	3.1	3.1	2.5	35	0.6	0.6	0.
4	0.8	0.8	2.3	36	0.1	0.1	0.
5	0.8	0.8	2.3	37	0.0	0.0	0
6	2.5	2.5	2.5	38	0.0	0.0	0.
7	2.5	2.4	1.8	39	0.0	0.0	0.
8	2.5	2.5	2.5	40	0.0	0.0	0.
9	2.4	2.6	2.6	41	0.0	0.0	0
10	2.5	2.5	2.5	42	0.0	0.0	0.
11	0.0	0.0	0.0	43	0.0	0.0	0.
12	2.4	2.4	2.4	44	0.0	0.0	0.
13	0.0	4.9	4.9	45	5.0	2.4	2
14	0.0	4.9	0.0	46	0.0	0.0	0.
15	2.5	2.5	2.6	47	1.6	0.9	1.
16	0.0	0.0	0.0	48	1.6	0.9	1.
17	5.0	2.8	2.8	49	1.6	2.6	1.
18	-4.0	- 4.0	-4.0	50	1.6	2.6	1.
19	0.0	3.3	3.3	51	1.6	1.6	1.
20	0.0	0.0	0.0	52	- 0.3	1.4	1.
21	0.0	0.0	0.0	53	-4.0	-4.0	-4.
22	0.0	0.0	5.0	54	0.3	1.4	2.
23	0.0	0.0	5.0	55	- 1.0	1.5	1.
24	0.0	0.0	0.0	56	- 0.3	1.9	1.
25	1.0	1.0	1.4	57	0.0	0.0	0.
26	5.0	5.0	5.0	58	- 0.8	- 0.6	-0.
27	0.0	5.0	0.0	59	0.0	0.9	0.
28	0.0	0.0	0.0	60	0.4	0.4	0.
29	0.0	0.0	0.0	61	5.0	0.0	5.
30	0.0	0.0	0.0	62	1.7	0.4	1.
31	0.0	0.0	0.0	63	5.0	5.0	2.
32	0.0	0.0	0.0	64	3.9	3.9	3.

		. !
		1 1
	REC	1
.9	3.9]]
.0	0.0	1 }
.6	0.6	
.1	0.1	l F
.0	0.0	
0.0	0.0	-
.0	0.0	1 1
.0	0.0	1 -
.0	0.0	l 1
.0	0.0	l 1
.0	0.0	l 1
.4	2.4	1
0	0.0	l 1
.0	1.2	1
.9	1.2	l t
.9 .6	1.9	
.6	1.9	1
6	1.6	
4	1.8	
	-4.0	
0 4 5	2.3	
5	1.3	
9	1.9	- [
o	0.0	
6	- C.B	L
9	0.3	L
	0.4	1
0	5.0	-
4	1.7	1
ō	2.8	}
9	3.9	ŀ
		H
		-
		-

Pin		MODE		Pin		MODE	
No.	STOP	PLAY	REC	No.	STOP	PLAY	REC
1	۳.:	4.9	4.8	41	1.1	1.1	1
2	0.0	0.2	0.6	42	0.0	5.0	5
3	0.0	5.0	5.0	43	2.5	2.5	2
4	2.4	2.5	3.8	44	5.0	0.0	
5	0.1	0.2	0.6	45	0.0	5.0	5
7	0.0	5.0	5.0	46	4.3	4.4	4
8	0.1	0.2	0.6	47	3.3	0.0	
9	5.0	5.0	5.0	48	3.3	0.0	
10	0.0	0.0	0.0	50	0.0	1.2	1
11	0.1	0.0	0.6	51	1.2	1.2	
12	0.0	0.0	0.0	52	0.0	0.0	1
13	0.11	0.2	0.6	53	2.1	2.1	2
14	0	0.2	0.6	54	2.8	2.7	2
15	0.1	0.2	0.3	55	0.0	0.0	
16	5.0	5.0	5.0	56	2.8	2.7	
17	0.0	0.0	0.0	57	1.0	1.0	1
18	2.6	2.6	2.6	58	2.1	2.1	2
19	2.5	2.5	2.5	59	5.0	5.0	5
20	2.5	2.5	2.5	60	2.1	2.1	2
21	0.0	0.0	0.0	61	0.0	0.0	C
22	2	2.6	2.6	62	2.5	2.5	2
23	5.0	5.0	5.0	63	0.0	0.1	0
24	2.6	2.6	2.8	64	1.5	0.1	0
25	0.0	0.1	0.4	65	0.0	0.0	O
26	0.0	0.0	0.0	66	0.0	4.6	4
27	2.5	2.5	2.5	67	4.9	4.9	4
28 29	0.0	0.0	0.0	68	0.0	0.0	0
30	0.0	0.1	0.4	70	0.1	2.7 4.9	2
31	2.5	2.5	2.5	71	0.7		4
32	0.0	0.1	2.5	72	4.9	4.9	
33	5.0	5.0	5.0	73	5.0	5.0	5
34	0.0	1.2	0.0	74	4.8	4.9	4
35	1.9	1.9	1.9	75	0.9	1.4	1.
36	0.44	1.4	0.0	10	0.8	0.1	1
37	1.9	1.9	1.9	77	0.7	0.6	0
38	2.5	2.5	2.5	78	5.0	5.0	5.
39	5.0	0.0	0.0	79	4.8	4.9	4.
40	5.0	5.0	5.0	80	0.9	0.1	1.

Pin		MODE		Pin		MODE	
No.	STOP	PLAY	REC	No.	STOP	PLAY	F
1	0.1	2.3	2.1	41	4.9	5.0	-
2	5.0	0.0	2.8	42	5.0	5.0	
3	0.1	0.0	0.1	43	5.0	5.0	_
4	5.0	5.0	2.5	44	5.0	5.0	_
5	0.0	0.0	0.0	45	0.0	0.0	_
6	0.3	0.0	0.2	46	0.0	0.0	_
7	0.0	0.0	0.0	47	0.0	0.0	
8	0.0	0.0	0.0	48	0.0	0.0	
9	5.0	5.0	5.0	49	0.0	0.0	
10	0.1	0.1	0.2	50	0.0	0.0	
11	5.0	5.0	5.0	51	0.0	0.0	_
12	5.0	5.0	5.0	52	0.0	0.0	
13	2.4	0.0	2.4	53	0.0	0.0	
14	4.9	4.9	4.9	54	0.0	0.0	_
15	0.0	0.0	5.0	55	0.0	0.0	_
16	0.0	0.0	5.0	56	0.0	0.0	
17	0.0	5.0	5.0	57	0.0	0.0	
18	5.0	5.0	5.0	58	5.0	5.0	
19	0.1	0.1	0.4	59	1.9	1.6	_
20	4.9	4.9	_	60	5.0	5.0	
21	4.9	4.9	4.9	61	0.0	0.0	
22	4.9	4.9	4.9	62	0.0	C.0	
23	1.6	0.9	1,3	63	0.0	5.0	
24	3.3	2.4	2.2	64	0.0	5.0	
25	3.6	3.3	2.2	65	5.0	0.0	_
26	4.1	3.2	3.5	66	5.0	5.0	_
27	1.1	0.9	1.1	67	5.0	5.0	
28	0.0	0.0	0.0	68	0.0	0.0	
29	1.4	1.0	1.7	69	5.0	0.0	_
30	0.5	0.7	0.8	70	5.0	0.0	_
31	4.7	4.7	4.7	71	0.0	5.0	
32	2.8	3.4	3.1	72	0.0	0.0	
34	3.0	3.1	3.3	73	0.0	0.0	
35	3.2	3.4	2.8	74	0.0	0.0	_
36	1.8	1.8	2.9	76	0.0	0.0	
37	3.4	3.2	3.4	77	0.0		
38	5.0	5.0	5.0	78	5.0	5.0	
39	1.2	1.4	1.3	79	0.0	0.0	
40	2.9	2.6	3.3	80			
	2.8	2.0	3.3	60	0.0	0.0	

Pin No.		MODE	
	STOP	PLAY	REC
U	9.3	-	_
G	0.0	_	_
+5	5.0	-	_


	1 (PST5	MODE	<u> </u>
Pin No.	STOP	PLAY	REC
1	5.0	5.0	5.0
2	0.0	0.0	0.0
3	5.0	5.0	5.0

Pin		MODE	
No.	STOP	PLAY	REC
1	0.0	0.0	0.0
2	0.0	0.0	0.0
3	0.9	1.5	1.9
4	0.9	0.1	1.9
5	0.1	0.1	1.3
6	0.0	0.0	0.0
7	0.0	0.0	0.0
8	0.0	0.0	0.0
9	5 0	0.0	5.0
10	0.0	0.0	0.0
11	0.0	4.9	0.2
12	5.0	5.0	5.0
13	0.0	5.0	5.0
14	5.0	5.0	5.0
15	0.0	0.0	0.0
16	5.0	5.0	5.0

IC356 (PD4584A) [V]

В

Р	С	В	- 2	



026 207

ASSY

Pin		MODE		Pin		MODE	
No.	STOP	PLAY	REC	No.	STOP	PLAY	REC
1	- 22.6	- 22.0	- 22.0	42	4.8	4.8	4.1
2	0.0	0.0	0.0	43	0.0	5.0	5.0
3	0.0	0.0	0.0	44	0.1	4.9	0.
4	0.0	0.0	- 22.0	45	5.0	0.0	0.1
5	- 22.6	0.0	- 22.0	46	0.08	0.0	0.
6	0.0	- 22.0	- 22.0	47	0.08	0.0	0.
7	- 22.6	- 22.0	- 22.0	48	0.07	0.0	0.1
8	5.0	5.0	5.0	49	0.07	0.0	0.1
10	0.06	5.0	5.0	50	4.9	4.9	0.0
	0.06	0.0	0 or 5	51	4.9	4.9	0.0
11	0.0	0.0	0.0	52	5.0	5.0	5.0
13	0.0	0.0	0.0	53	4.7	4.7	4.7
14	5.0		0.0	54	4.7	4.7	4.7
15	4.5	0.0	0.0	55	4.7	4.7	4.7
16	0.8	0.0	0.0	56 57	- 23.6 - 23.6	- 23.2	- 23.2
17	5.0	0.0	0.0	58		- 23.3	- 23.1
18	5.0	5.0	0.0	59	0.0	0.0	0.0
19	0.08	0.0	0.0	60	0.0	0.0	0.0
20	0.08	0.0	0.0	61	0.0	0.0	0.0
21	0.08	0 0	0.0	62	0.0	0.0	0.0
22	0.05	00	0.0	63	0.0	0.0	0.0
23	0.05	5.0	5.0	64	0.0	5.0	5.0
24	0.0	0.0	0.0	65	-24.6	-24.3	- 16.0
25	5.0	5 2	5.0	66	- 13.8	- 13.6	- 10.9
26	0.06	5.3	_	67	- 21.8	- 13.4	- 13.3
27	0.06	0.0	0.0	68	- 24.5	-24.4	- 21.4
28	0.0	0.0	0.1	69	- 24.6	- 16.3	-16.2
29	0.06	0.0	0.1	70	- 8.8	- 13.3	- 13.4
30	0.06	0.0	0.1	71	- 25.0	-24.6	- 24.7
31	0.0	0.0	0.1	72	- 12.1		(-12 to
32	0.07	0.0	0.1	"	- 12.1	- 11.7	14)
33	0.07	0.0	0.1	73	- 12.0	(- 14.0	0.0
34	0.07	0.0	0.1		- 12.0	to 8.0)	0.0
35	0.06	0.0	0.1	74	- 9.6	- 9.4	0.0
36	0.0	0.0	0.1	75	- 9.6	- 9.4	0.0
37	0.06	0.0	0.1	76	- 12.1	- 6.9	- 9.3
38	0.06	0.0	0.1	77	- 22.4	- 22.1	- 22.0
39	0.0	0.0	0.1	78	- 22.4	- 22.1	- 22.0
40	0.05	4.9	4.9	79	- 22.3	- 22.0	- 22.0
41	4.8	4.8	4.8	80	- 22.4	- 22.0	- 22.0

Pin		MODE	
No.	STOP	PLAY	REC
1 2	2.8	2.7	2.
3	0.7		1.
_	3.8	3.3	3.
4	2.7	2.0	2.
5	4.0	3.4	3.
7	3.6	3.0	2.
	3.2	2.5	2.
8	1.5	0.9	1.
8	2.7	3.3	3.
10	3.0	3.1	3.5
11	3.2	3.1	3.0
12	0.0	0.0	0.0
13	3.3	3.4	3.2
14	1.8	1.8	2.0
15	3.4	3.3	3.4
16	1.2	1.5	1.4
17	2.9	2.7	2.8
18	4.5	4.5	4.5
19	0.9	0.8	1.1
20	4.9	4.9	4.9
21	4.9	4.9	4.9
22	2.7	2.5	2.5
23	2.8	2.8	2.9
24	4.6	4.6	4.5

	MODE		Pin		MODE	
STOP	PLAY	REC	No.	STOP	PLAY	REC
2.8	2.7	2.7	1	0.0	0.0	-
0.7	1.4	1.1	2	2.7	3.4	3
3.8	3.3	3.7	3	3.0	3.2	- 3
2.7	2.0	2.5	4	3.2	3.2	3
4.0	3.4	3.7	5	3.2	3.3	3
3.6	3.0	2.6	6	1.9	1.8	- 2
3.2	2.5	2.6	7	3.5	3.1	3
1.5	0.9	1.1	8	1.2	1.4	1
2.7	3.3	3.1	9	2.8	2.7	2
3.0	3.1	3.3	10	0.0	0.0	C
3.2	3.1	3.0	11	0.1	0.1	
0.0	0.0	0.0	12	2.8	2.7	3
3.3	3.4	3.2	13	0.8	1.6	1
1.8	1.8	2.0	14	3.9	3.5	3
3.4	3.3	3.4	15	0.3	1.9	2
1.2	1.5	1.4	16	4.1	3.0	3
2.9	2.7	2.8	17	3.6	3.2	2
4.5	4.5	4.5	18	3.2	2.3	2
0.9	0.8	1.1	19	1.5	0.9	1
4.9	4.9	4.9	20	5.0	• 5.0	5
4.9	4.9	4.9	-			
2.7	2.5	2.5	IC3E	A /TC76	S00F) [\	,,
2.8	2.8	2.9	1035	74 (1C/3		′1
4.6	4.6	4.5	Pin		MODE	
			No.	STOP	PLAY	DEC

	STOP	PLAY	REC	No.	STOP	PLAY	REC
1	3.3	3.4	3.3	38	0.1	5.0	5
2	1.9	1.8	2.0	39	4.7	4.8	-
3	3.4	3.3	3.4	40	4.3	2.0	- 2
4	1.2	1.6	1.3	41	4.8	4.7	4
5	0.0	0.0	0.3	42	4.9	4.9	4
6	0.0	0.0	0.2	43	0.0	0.0	0
7	0.0	0.0	0.2	44	4.3	4.3	4
В	0.0	0.0	1.0	45	0.0	5.0	5
9	0.0	0.0	0.2	46	0.0	4.9	0
10	0.0	0.0	0.2	47	0.0	4.9	4
11	0.0	0.0	1.4	48	2.5	2.6	2
12	0.0	0.0	0.2	49	0.1	0.1	0
13	0.6	0.8	0.9	50	0.1	0.1	4
14	0.2	0.3	0.3	51	2.6	_	
15	5.0	5.0	5.0	52	2.6		
16	0.0	0.0	0.0	53	0.0	0.0	0.
17	4.9	4.9	4.9	54	0.0	0.0	0
18	0.0	0.0	0.0	55	5.0	5.0	5
19	0.0	0.0	0.0	56	0.1	4.8	4.
20	0.0	0.0	0.0	57	0.0	0.0	0.
21	0.0	0.0	0.0	58	5.0	4.9	4
22	0.0	0.1	0.0	59	5.0	4.3	4.
23	1.7	2.6	2.0	60	0.1	5.0	5.
24	1.6	0.8	. 1.2	61	0.1	0.6	Ö.
25	4.8	4.8	4.8	62	0.1	4.9	4.
26	5.0	5.0	5.0	63	0.1	5.0	4.
27	5.0	5.0	5.0	64	0.1	0.0	4.
28	5.0	5.0	5.0	65	0.1	5.0	5.
29	4.9	5.0	4.9	66	0.1	0.0	0.
30	0.4	2.8	2.8	67	4.9	4.9	4.
31	0.4	0.0	0.0	68	4.9	4.9	4.
32	0.3	0.0	0.0	69	4.9	4.9	4.
33	0.0	0.0	0.0	70	4.9	4.9	4.
34	5.0	0.0	5.0	71	0.1	0.1	0.
35	0.0	5.0	5.0	72	3.5	3.3	3.
36	0.8	0.0	2.8	73	0.1	3.2	3.2
37	0.2	0.0	0.0	74	0.1	3.2	3.0

0.1					1					
	72	- 12.1	- 11.7	(-12 to	1					
0.1				14)			~			
0.1	73	- 12.0	(- 14.0		1		IC35	55 (TC75	304F) [V	7
0.1	13	- 12.0	to 8.0)	0.0			Pin		MODE	
0.1	74	- 9.6	- 9.4	0.0			No.	STOP	PLAY	REC
0.1	75	- 9.6	- 9.4	0.0			-	0.0	0.0	0.
0.1	76	- 12.1	- 6.9	- 9.3			2	4.9	5.0	5
0.1	77	- 22.4	- 22.1	- 22.0			3	0.0		0.
0.1	78	- 22.4	- 22.1	- 22.0			4	0.0	0.0	0.
4.9	79	- 22.3	- 22.0	- 22.0			5	5.0	5.0	5.
4.8	80	- 22.4	- 22.0	- 22.0				3.0	3.0	
IC35	7 (T	C74HC3	67AF) [V)	IC360 (XL93LC46AF) [V]	IC500	8 (B	A4560F) [V]	
0:-		MOE	SE .				- 10			_
Pin		WICE			Pin MODE	Pin		MODE		

		Pin		MODE		Pin		MODE	
	REC	No.	STOP	PLAY	REC	No.	STOP	PLAY	R
4.3	4.3	1	0.0	0.0	0.0	1	0.0	-0.2	
0.0	0.0	2	5.0	5.0	5.0	2	0.0	0.0	
.0	0.0	3	0.0	0.0	0.0	3	0.0	0.0	
.4	4.4	4	4.9	4.B	4.8	4	- 5.0	- 5.0	
.3	2.3	5	4.3	2.2	2.2	5	0.0	0.0	
0	5.0	6	4.8	4.7	4.7	6	- 0.0	- 0.0	
5	2.5	7	0.0	0.0	0.0	7	- 0.0	0.1	
0	0.0	8	0.0	0.0	0.0	8	5.0	5.0	
8	4.7								
8	4.8								
0	0.0	IC36	1 (PST5	72F) (V	١	1050			
0	0.0		. ,. 0.0				24 (HD7		3FP
7	4.7	Pin		MODE	1	Pin		MODE	

IC3	61 (PST	572E) [\	/]	IC5	024 (HD	74HC40	53FP) (V
Pin		MODE		Pin		MODE	
No.	STOP	PLAY	REC	No.	STOP	PLAY	REC
1	5.0		5.0	1	0.0	0.3	-0.5
2	0.0		0.0	2	0.0	0.0	0.0
3	4.9	5.0	5.0	3	0.0	0.0	0.0
				4	0.0	0.0	0.0
100	O /TOT	20.451.0	••	5	0.0	0.0	0.0
1030	52 (TC7		']	6	0.0	0.0	0.0
Pin		MODE		7	- 4.9	- 4.9	- 5.0
No.	STOP	PLAY	REC	8	0.0	0.0	0.0
1	0.2	0.0	0.1	9	0.0	4.9	5.0
2	5.0	0.0	5.0	10	0.0	0.0	0.0
3	0.0	0.0	0.0	11	0.0	0.0	0.0
4	0.0	5.0	0.0	12	0.0	0.0	0.0
5	5.0	5.0	5.0	13	0.0	- 0.7 to - 0.2	- 1.0 to - 0.5
				14	0.0	0.0	0.0
C36	3 (TC75	14F) (V	1	15	0.0	0.0	0.0
Pin		MODE	<u>, </u>	16	5.0	5.0	5.0
No.	STOP	PLAY	REC				
1	0.2	0.0	0.1				
2	0.0	5.0	0.0				
3	0.0	0.0	0.0				
4	. 5.0	0.0	5.0				
5	5.0	5.0	5.0				

(DTC1	14TK) [\	/]	Q208	B (DTC	114TS)	[V]
	MODE		Pin		MODE	
STOP	PLAY	REC	No.	STOP	PLAY	R
0.0	0.0	0.0	E	0.0	0.0	-
0.0	0.0	0.0		0.6	0.6	
5.0	5.0	5.0	1 B	4.4	4.3	
(DTA1	24EK) [\	v]	Q50:	26 (DT)	A124ES) [V
	MODE		Pin		MODE	
STOP	PLAY	REC	No.	STOP	PLAY	R
5.0	5.0	5.0				_

Pin	MODE				
No.	STOP	PLAY	REC		
E	5.0	5.0	5.0		
C	5.0	5.0	5.0		
В	0.0	0.0	0.0		
	1 (DTA1		[V]		
220 Pin No.	1 (DTA1	24ES) [MODE			
Pin No.		MODE	V] REC 5.0		
Pin	STOP	MODE PLAY	REC		

LB_	5.0	5.0	2
	2 (2SC2		[V]
Pin		MODE	
No.	STOP	PLAY	REC
E	- 3.8	0.0	3.
С	- 4.9	5.0	5.
В	-4.7	4.6	4.

Q20	Q203 (2SA1037K) [V]									
Pin No.	MODE									
No.	STOP	PLAY	REC							
E	3.9	- 3.9	-							
С	5.0	-4.9	-							
В	4.6	-4.7	-							

Q20	3 (2SA	1037K)	[V]		
Pin No.	MODE				
No.	STOP	PLAY	REC		
E	3.9	- 3.9	-;		


0203 (25A 1037K) [V]					
Pin		MODE			
No.	STOP	PLAY	REC		
E	3.9	- 3.9	-		
С	5.0	-4.9	-		
В	4.6	-4.7	-		

Ε

IC359 (TC7S04F) [V]

Pin	MODE							
No.	STOP	PLAY	REC					
1	0.0	0.0	0.1					
2	0.2	0.3	0.3					
3	0.0	0.0	0.0					
4	4.7	4.7	4.7					
5	5.0	5.0	5.0					


IC358 (TC74HC367AF) [V]



SCH-3

F






SERVO UCOM BOARD ASSY

SCH-3

В

С

D




28

F

2

3





6 7 8 9


1 2	i 3		4		5
Voltages (V) of AUDIO DIGITAL BOARD Assy					
IC301 (PDC019A) [V] IC302 (CD74HC4046AN)[V] IC306 (PDC020A) [V]	IC309 (TC74HC00AF) [V]	IC401 (PD7009A) [V]	IC402 (PD2028BS) [V]	IC403 (PD2028BS)
Pin MODE Pin MODE Pin MODE	Pin MODE Pin MODE	Pin MODE	Pin MODE	Pin MODE	Pin MODE
No. STOP PLAY REC No. STOP PLAY REC No. STOP PLAY REC 1 0.0 0.0 0.0 50 4.9 4.9 4.9 1 5.0 5.0		No. STOP PLAY REC	No. STOP PLAY REC	No. STOP PLAY REC	No. STOP PLAY
2 0.0 0.0 0.0 51 0.0 0.0 0.0 2 0.0 0.0	5.0 1 0.0 0.0 0.0 25 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.	1 2.0 2.2 2.2 2 4.8 5.0 5.0	1 0.0 1.6 2.4 2 2.1 2.1 2.2	1 0.0 0.0 0.0 2 2.4 2.4 2.4	1 0.0 0.0
3 0.0 0.0 0.0 52 5.0 5.0 3.9 3 0.0 0.0	0.0 3 2.2 2.2 2.3 27 0.0 0.0 0.0	3 1.5 2.0 2.0	3 4.9 5.0 5.0	3 2.2 2.2 2.2	3 2.2 2.2
4 0.0 0.0 0.0 53 5.0 5.0 4.1 4 2.5 0.0 5 2.4 2.4 2.4 54 0.0 0.0 2.3 5 0.0 5.0	2.5 4 0.0 0.0 0.0 28 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.	4 0.9 to 20 21	4 4.8 4.9 4.9	4 0.0 0.0 0.0	4 0.0 0.0
5 2.4 2.4 2.4 54 0.0 0.0 2.3 5 0.0 5.0 6 2.4 2.4 2.4 55 0.0 0.0 2.3 6 0.7 0.0	0.0 5 0.0 0.0 0.0 29 0.0 0.0 0.0 0.6 6 0.0 0.0 0.0 30 0.0 0.0 0.0	5 4.2 4.3 4.3	5 4.8 4.9 4.9 6 2.0 2.1 2.2	5 5.0 5.0 5.0 6 5.0 5.0 5.0	5 5.0 5.0 6 5.0 5.0
7 5.0 5.0 5.0 56 0.0 0.0 2.4 7 0.0 0.0	0.0 7 5.0 5.0 5.0 31 0.0 0.0 0.0	6 2.2 2.3 2.3	7 2.8 2.8 2.8	6 5.0 5.0 5.0 7 2.3 2.3 2.3	6 5.0 5.0 7 2.3 2.3
8 1.8 1.8 1.8 57 0.0 0.0 2.5 8 0.0 0.0 9 0.0 0.0 58 0.0 0.0 2.5 9 2.7 5.0	0.0 8 0.0 0.0 0.0 32 5.0 5.0 5.0 2.7 9 0.0 0.0 0.0 33 2.5 2.5 2.5	7 0.0 0.0 0.0	8 0.0 0.0 0.0	8 2.3 2.3 2.3	8 2.3 2.3
9 0.0 0.0 0.0 58 0.0 0.0 2.5 9 2.7 5.0 10 2.5 2.5 2.5 59 0.0 0.0 2.5 10 2.7 0.0	2.7 9 0.0 0.0 0.0 33 2.5 2.5 2.5 2.7 10 0.0 0.0 0.0 34 1.8 1.8 1.8	8 4.2 4.3 4.3 9 0.0 0.0 0.0	9 2.1 2.1 2.2	9 0.0 0.0 0.0 10 5.0 5.0 5.0	9 0.0 0.0
11 2.5 2.5 2.5 60 0.0 0.0 2.4 11 2.7 0.0	2.7 11 0.0 0.0 0.0 35 5.0 5.0 5.0	10 0.0 0.0 0.0	11 4.8 4.9 4.9	11 0.0 0.0 0.0	10 5.0 5.0
12 0.0 0.0 0.0 61 5.0 5.0 5.0 12 4.4 0.0 13 5.0 5.0 5.0 62 0.0 0.0 0.0 13 0.0 0.0	4.4 12 5.0 5.0 5.0 36 5.0 5.0 5.0 5.0 0.0 13 4.9 4.8 4.8 37 5.0 5.0 5.0	11 0.0 0.0 0.0	12 4.8 4.9 4.9	12 2.2 2.2 2.2	12 2.2 2.2
13 5.0 5.0 5.0 62 0.0 0.0 0.0 13 0.0 0.0 14 2.0 2.3 2.4 63 0.0 0.0 1.4 14 0.0 0.0		12 4.8 5.0 4.9 13 4.8 5.0 4.9	13 4.8 4.9 4.9 14 4.9 4.9 4.9	13 2.4 2.4 2.4 14 0.0 0.0 0.0	13 2.4 2.4
15 0.0 0.0 0.0 64 0.0 0.0 1.3 15 0.0 0.0	0.0 14 0.6 1.8 to 2.4 38 5.0 5.0 5.0 5.0 5.0 5.0 5.0	14 4.2 4.3 4.3	15 4.9 5.0 5.0	14 0.0 0.0 0.0 15 5.0 5.0 5.0	14 0.0 0.0 15 5.0 5.0
16 0.0 0.0 0.0 65 0.0 0.0 2.4 16 5.0 5.0	5.0 15 5.0 5.0 5.0 40 0.0 0.0 0.0		16 0.0 0.0 0.0	16 5.0 5.0 5.0	16 5.0 5.0
17 0.0 0.0 0.0 66 5.0 5.0 2.0 18 0.0 5.0 5.0 67 5.0 5.0 4.1	16 0.0 5.0 0.0 41 0.0 0.0 0.0 17 5.0 5.0 5.0 42 0.0 0.0 0.0	IC310 (TC74HC00AF) [V]	17 4.8 4.9 4.9 18 0.0 0.0 0.0	17 4.9 4.9 4.9	17 4.9 4.9
19 0.0 5.0 5.0 68 0.0 0.0 0.9 IC304 (MB81C4256A) [1 1 1 1 1 1 1 1 1 1 1 1 1	Pin MODE	19 0.0 0.0 0.0	18 5.0 0.0 0.0 19 2.5 2.5 2.5	18 5.0 0.0 19 2.5 2.5
20 5.0 5.0 5.0 69 0.0 0.0 0.8 Pin MODE	19 5.0 5.0 5.0 44 5.0 5.0 5.0	No. STOP PLAY REC	20 4.8 4.9 4.9	20 2.1 2.1 2.1	20 2.1 2.1
21 0.0 0.0 0.0 70 0.0 0.0 0.0 No. STOP PLAY RI	C 20 0.0 0.0 0.0 45 0.0 0.0 0.0 0.0 1.4 21 0.0 0.0 0.0 46 0.0 0.0 0.0 0.0	1 5.0 5.0 3.0	21 0.0 0.0 0.0	21 0.0 2.1 0.8	21 0.0 2.1
23 0.0 0.0 0.0 72 0.0 0.0 0.0 2 0.0 0.0	1.4 22 0.0 0.0 0.0 47 0.0 0.0 0.0	2 5.0 5.0 4.6 3 0.0 0.0 2.0	22 4.9 5.0 5.0 23 0.0 2.1 2.1	22 0.0 2.1 0.8 23 0.0 0.0 0.0	22 0.0 2.1 23 0.0 0.0
24 0.0 0.0 0.0 73 0.0 0.0 0.0 3 5.0 5.0	4.1 23 0.0 0.0 0.0 48 0.0 0.0 0.0	4 0.0 0.0 0.0	24 0.0 2.1 2.1	24 0.0 0.0 0.0	24 0.0 0.0
25 0.0 0.0 0.1 74 0.0 0.0 0.0 4 5.0 5.0 26 2.4 2.4 5.0 75 5.0 5.0 5.0 5.0 5 0.0 0.0	2.0 24 0.0 0.0 0.0	5 0.0 0.0 0.0	25 2.5 2.5 2.5	25 5.0 0.0 0.0	25 5.0 0.0
75 26 00 05	2.5	6 5.0 5.0 5.0 7 0.0 0.0 0.0	26 2.0 2.0 2.0 27 4.8 4.9 4.9	26 2.4 2.4 2.5 27 0.0 0.0 0.0	26 2.4 2.4 27 0.0 0.0
27 2.4 2.4 3.4 77 2.7 5.0 2.7 7	IC307 (TC74HCU04AF) [V] IC308 (TC74HCU04AF) [V]	8 5.0 5.0 4.6	28 2.5 2.5 2.5	28 5.0 5.0 5.0	28 5.0 5.0
28 2.4 2.4 0.0 to 78 2.4 0.0 2.4 8 8 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0	Pin MODE Pin MODE	9 0.0 0.0 0.6			
2.4 79 2.4 0.0 2.4 9 0.0 0.0 2.0 29 5.0 5.0 5.0 80 0.0 5.0 0.0 10 0.0 0.0	1.3 No. STOP PLAY REC No. STOP PLAY REC	10 0.0 0.0 1.9 11 5.0 5.0 3.0			
30 0.0 1.6 0.0 81 0.0 0.0 0.0 11 0.0 0.0	2.5 2.5 2.5 1 2.2 2.2 2.3	11 5.0 5.0 3.0 12 0.0 0.0 2.0			
31 2.0 2.0 2.2 82 0.0 0.0 0.0 12 0.0 0.0	2.5 2.5 2.5 2.5 2.1 2.1 2.1	13 5.0 5.0 5.0			
32 2.5 0.0 2.5 83 5.0 0.0 5.0 13 5.0 5.0 33 0.0 0.0 0.0 84 0.0 0.0 4.9 14 0.0 0.0	5.0 4 3.1 3.1 3.1 4 4.3 4.3 4.3	14 5.0 5.0 5.0			
34 0.0 0.6 0.6 85 0.0 0.0 3.1 15 0.0 0.0	2.5 5 2.0 2.0 5 2.0 2.2 2.3				
35 2.0 2.0 86 0.0 0.0 0.6 16 0.0 0.0	2.5	IC312 (TC7S14F) [V]			
36 0.0 2.5 2.5 87 0.0 0.0 0.7 17 0.0 0.0 37 0.0 5.0 0.0 88 0.0 0.0 1.9 16 0.0 0.0	2.5 8 2.4 2.4 2.4 8 2.2 2.2 2.3	Pin MODE			
38 22 22 22 89 5.0 5.0 5.0	2.5 9 2.6 2.6 2.6 9 2.1 2.2 -	No. STOP PLAY REC			

- This diagram is viewed from the pink colored foil side.
- This PCB is double sided.

Waveformes at AUDIO DIGITAL BOARD ASSY








· The parts mounted on this PCB include all necessary parts for several destinations. For further information for respective destinations, be sure to check with the schematic diagram.

PCB-3

PDR-99, PDR-05



From screw pin of KN302 (audio board).

PDF1273

∆ J1

J904 DXWW0315

A+5V REGULATOR FOR AUDIO

<u></u> ₱₹1 PTT1308 (PDR-99/KU,PDR-05/KU) PTT1315 (PDR-05/MEB)


POWER A BOARD ASSY (2/2)

FUNCTION BOARD ASSY, POWER A BOARD ASSY, SCH-5 POWER B BOARD ASSY


Ferrite core

PDR-99/KU - PTH1018-A

PDR-05/ME8}PTH1021-A



 The parts mounted on this PCB include all necessary parts for several destinations.
 For further information for respective destinations, be sure to check with the schematic diagram.



38

•

•

5

I

6

6. PCB PARTS LIST

NOTES:

- Parts marked by "NSP" are generally unavailable because they are not in our Master Spare Parts List.
- The A mark found on some component parts indicates the importance of the safety factor of the part. Therefore, when replacing, be sure to use parts of identical designation.
- Parts marked by " ® " are not always kept in stock. Their delivery time may be longer than usual or they may be unavailable.
- When ordering resistors, first convert resistance values into code form as shown in the following examples.
- Ex.1 When there are 2 effective digits (any digit apart from 0), such as 560 ohm and 47K ohm (tolerance is shown by J=5%, and K=10%).

Ex.2 When there are 3 effective digits (such as in high precision metal film resistors).

 $5.62 \text{ k}\Omega \rightarrow 562 \times 10^{1} \rightarrow 5621 \dots RN1/4PC \text{ 5}62\text{ }10^{1} \text{ }F$

■ LIST OF WHOLE PCB ASSEMBLIES

Mark	PCB Assemblies -		Part No.				
IVIAIK		PDR-99/KU	PDR-05/KU	PDR-05/ME8	RemarKs		
NSP NSP NSP	MOTHER BOARD ASSY HEAD BOARD ASSY SERVO UCOM BOARD ASSY AUDIO DIGITAL BOARD ASSY REC VR BOARD ASSY H. P BOARD ASSY MECHANISM BOARD ASSY FRONT BOARD ASSY FUNCTION BOARD ASSY POWER A BOARD ASSY POWER B BOARD ASSY	PWM1973 PWZ3022 PWZ3027 PWZ3033 PWZ3034 PWZ3038 PWZ3062 PWX1416 PWZ3042 PWZ3049 PWZ3053	PWM1971 PWZ3022 PWZ3029 PWZ3031 PWZ3034 PWZ3038 PWZ3062 PWX1414 PWZ3042 PWZ3047 PWZ3051	PWM1972 PWZ3022 PWZ3028 PWZ3032 PWZ3034 PWZ3038 PWZ3062 PWX1415 PWZ3042 PWZ3042 PWZ3048 PWZ3052			

■ CONTRAST OF PCB ASSEMBLIES

SERVO UCOM BOARD ASSY

PWZ3027, PWZ3029 and PWZ3028 have the same construction except for the following:

Mark	Symbol & Description		Danaska		
IVIAIK		PWZ3027	PWZ3029	PWZ3028	RemarKs
	IC352 C5001 J221 R5050 S201	LC3517BML-15 Not Used Not Used RS1/10S000J PSH1010	LH5116NA-10 Not Used Not Used RS1/10S000J Not Used	LC3517BML-15 CQMA104J50 XDF-535 Not Used PSH1010	

POWER A BOARD ASSY

PWZ3049, PWZ3047 and PWZ3048 have the same construction except for the following:

Mark	Symbol & Description		Damarka		
		PWZ3049	PWZ3047	PWZ3048	- RemarKs
	C906 C911	PCH1121 * PCH1122 *	CEAS222M16 CEAS102M16	PCH1121 * PCH1122 *	* 2200 μ F/16V * 1000 μ F/16V

POWER B BOARD ASSY

PWZ3053, PWZ3051 and PWZ3052 have the same construction except for the following:

Made	Carelal & Danishina		Danaska		
Mark	Symbol & Description	PWZ3053	PWZ3051	PWZ3052	RemarKs
	C28, C29 C52 C54	VCH1116* PCH1126* PCH1124*	CEAS471M10 CEAS101M35 CEAS470M35	VCH1116 * PCH1126 * PCH1124 *	* 470 μ F/10V * 2200 μ F/25V * 47 μ F/50V

AUDIO DIGITAL BOARD ASSY

PWZ3033, PWZ3031 and PWZ3032 have the same construction except for the following:

Mark	Combal & Description		Domorko			
Mark	Symbol & Description	PWZ3033 PWZ3031		PWZ3032	RemarKs	
	IC401 IC402, IC403 C404, C409–C412, C417, C418, C421, C425, C426, C430	PD7009A PD2028B(S) VCH1116*	SM5813AP PD2028B CEAS471M6R3	PD7009A PD2028B(S) VCH1116*	* 470 µ F/16V	
	C443, C444 C451, C452	CEZA470M16 CFTXA102J50	CEAS470M16 CKSQYB102K50	CEZA470M16 CFTXA102J50		
	C457, C458, C805, C806, C811–C814, C842–C844, C848	CEZA220M50	CEAS220M50	CEZA220M50	* •	
	C459, C460, C832 C472, C473 C817, C818, C833, C835 R490, R502	CEZA4R7M50 PCH1122 * CEZA100M50 RS1/10S000J	CEAS4R7M50 CEAS222M16 CEAS100M50 Not Used	CEZA4R7M50 PCH1122 * CEZA100M50 RS1/10S000J	*1000 μ F/16V	
	R492, R493	Not Used	RS1/10S000J	Not Used		

■ PARTS LIST FOR PDR-99/KU

Mark	No.	Description	Parts No.	Mark	No.	Description	Parts No.
HEAI	D BOA	RD ASSY			R138, R		RN1/10SE123D
					R136, R	101	RN1/10SE303D
SEMIC	CONDUC	TORS			R1105		RS1/16S222J
	IC102, IC10)4	BA4560F		R2		RS1/16S104J
Δ	IC202		LA6517		R135		RS1/16S132J
$\overline{\mathbb{A}}$	IC203		LA6520		R6		RS1/16S133J
	IC101		PA4022A		R134		RS1/16S362J
	10102		TC7S08F				
	IC103		1673001		R12		RS1/16S471J
					R1106		RS1/16S202J
	0102 0106		20 4 10271/		R8		RS1/16S472J
	Q103-Q106		2SA1037K		VR10 (2	2kO)	RCP1019
	Q107, Q108	\$	2SA1461			*	
	Q102		2SB1189		VKI, VI	$R103-VR105, VR107, VR108 (10k\Omega)$	() RCF1045
	Q101		2SC2412K				D.G.D.1.0.1.5
	Q110		2SJ146			VR115 (10kΩ)	RCP1045
						VR110, VR111 (22k Ω)	RCP1046
	Q115		DTA114EK		VR119 (47k Ω)	RCP1047
	Q111		DTA114TK		Other Re	sistors	RS1/10S□□□J
	Q117		DTA124EK				
	Q116		DTC114TK	OTHE			
	Q109		DTC114TS	OTHE			
	610)		51011110	,	CN106	ZH CONNECTOR 10P	S10B-ZR
	Q113		DTC144ES		CN105	ZH CONNECTOR 13P	S13B-ZR
	D101		DA114		CN107	KR CONNECTOR	S6B-PH-K-S
			DTZJ6.2B			PCB BINDER	VEF1008
	D110		D1ZJ0.2B				
CAPAC	CITORS			SER	vo u	COM BOARD ASS	SY
	C140		CCSQCH020C50	Note	•		
	C103, C142	, C145, C146	CCSQCH100D50			NNER subsidiaries/distribu	tors if these parts are
	C143		CCSQCH220J50			laced or repaired.	iors if these parts are
	C123, C124		CCSQCH221J50		o oc rep	raced of repaired.	
	C109-C112		CCSQCH391J50			-	
	C107 C112		000001111111111111111111111111111111111	SEMIC	ONDU	CTORS	
	C147, C148	l	CCSQCH471J50		IC5008		BA4560F
		•	CCSQCH620J50		IC360		* 1
	C122		•		IC201		CXA1372Q
	C105-C108		CCSQSL821J50		IC206		CXD2500BQ
	C116		CEJA100M16		IC204, I	~5024	HD74HC4053FP
	C101, C102	, C113, C121, C125	CEJA101M10		10204, 1	23024	IID/4IIC4033I I
					IC353		HD74HC573FP
	C221, C224	, C227, C230	CEJA470M16				
	C117		CEJANP2R2M35	Δ.	IC352		LC3517BML-15
	C127		CEJANP4R7M16	Δ	IC208		LM2940CT-5.0
	C133		CFTXA103J50		IC205		PA9004A
	C114, C130	, C131, C137, C138	CKSQYB103K50		IC356		PD4584A
							PD 1501 A
	C141		CKSQYB103K50		IC351		PD4591A
	C128		CKSQYB182K50		IC207		PDJ006A
	C11		CKSQYB683K25		IC311		PST529C
		, C120, C126	CKSOYF103Z50		IC361		PST572E
		, C139, C164, C189	CKSQYF103Z50		IC357, I	C358	TC74HC367AF
			•		IC354		TC7S00F
		2, C223, C225, C226	CKSQYF103Z50			C359, IC362	TC7S04F
	C228, C229		CKSQYF103Z50		IC363	0007, 2000	TC7S14F
	C115, C132		CKSQYF104Z25				
	C9		CKSRYB392K50		Q203		2SA1037K
	C144		CKSRYF103Z50		Q202		2SC2412K
	TOP2				Q14	****	DTA124EK
RESIS					Q201, Q	5026	DTA124ES
	R130 (62Ω)	PCN1037		Q13		DTC114TK
	R148 (2.2ks	Ω)	PCN1038		Q208		DTC114TS
	R1104 (2.2)	Ω)	PCN1039		D219-D2	222, D353	1SS133X

<u>Vlark</u>	No. Description	Parts No.	Mark	No.	Description	Parts No
D	354	DA114		C1201 (f)	.082 μ F/16V)	PCL1045
D	206	DA204K		01201 (0		1001015
D	1351	DAN202K		C243 (0.	μ F/16V)	PCL1046
	210	DAP202K		(,	
D	202, D205	MTZJ3.9BX	RESIS ¹	TORS		
					1, R1212, R1214	RS1/16S000J
OILS A	ND FILTERS			R1381-R		RS1/16S101J
L	201	PTL1014		R233, R5		RS1/16S102J
					213, R214, R216	RS1/16S103J
WITCH	ES AND RELAYS				48, R256-R259, R266	RS1/16S103J
	201	PSH1010		,	,	,
0.				R268, R5	006, R1215	RS1/16S103J
APACIT	rors			R251, R2	60, R267	RS1/16S104J
	291	CCSQCH100D50		R206, R2	41	RS1/16S105J
		•		R253, R2	54	RS1/16S114J
	1221, C1308, C284, C295, C298 247-C257	CCSQCH101J50 CCSQCH121J50		R5030		RS1/16S123J
	355, C356	•				
	282	CCSQCH150J50 CCSRCH101J50		R353-R3	51	RS1/16S124J
C.	202	CCSCCTIVIDO		R208, R2	32	RS1/16S133J
C	12	CCSRCH270J50		R201		RS1/16S184J
	12 278	CEAS010M50		R210		RS1/16S204J
	276 241	CEAS010M50 CEAS100M50		R5022		RS1/16S221J
	209, C212, C290	CEAS101M6R3				
	1302, C264, C271	CEAS2R2M50		R5023	1004 P.004 T.004	RS1/16S222J
					1204, R234, R236	RS1/16S273J
C	205, C235-C238, C293, C5016	CEAS470M10		R203, R2		RS1/16S274J
	5018	CEAS470M10		R211, R2	42	RS1/16S302J
C	240	CEAS471M10		R270		RS1/16S332J
C	351, C358	CEAS471M6R3		R252		DC1/1/C2221
C	203, C207	CEAS4R7M50		R232 R243		RS1/16S333J RS1/16S362J
				R1206		
C	288	CEASR47M50		R215, R2	17	RS1/16S393J RS1/16S470J
C	201, C202, C204, C206, C274, C1310	CKSQYB104K25		R1205, R2		
C	5004	CKSQYB222K50		K1205, K	210	RS1/16S472J
C	1309	CKSQYB272K50		D1351_D	1354, R1356-R1358, R1360	RS1/16S473J
C	5013	CKSQYB333K50			73, R377, R379-R383	RS1/16S473J
					91, R393-R399	RS1/16S473J
C	1304, C5005-C5008	CKSQYB471K50		R249	71, R373-R377	RS1/16S474J
	260	CKSQYB683K25		R235, R2	37	RS1/16S512J
	233, C234, C239, C242, C280	CKSQYF103Z50		11255, 112	<i>.</i>	NO1/1005123
	5017, C5019	CKSQYF103Z50		R209		RS1/16S514J
С	1301, C1307, C285, C292, C352	CKSQYF104Z25		R238		RS1/16S562J
		a		R255		RS1/16S563J
	357	CKSQYF104Z25		R269		RS1/16S682J
	283, C294	CKSQYF473Z50		R202, R2	04	RS1/16S683J
	279	CKSRYB102K50		,		,
	208, C210, C213, C218, C289	CKSRYB103K50		R250		RS1/16S684J
C	287	CKSRYB152K50		R205		RS1/16S754J
C	258	CKSRYB223K25		R207		RS1/16S823J
	258 267-C270			R5025		RS1/16S912J
	267-C270 219, C262	CKSRYB331K50 CKSRYB332K50		VR201, V	/R202 (10kΩ)	RCP1045
	211, C217	CKSRYB333K16				
	211, C217 214, C215	CKSRYB472K50		Other Res	istors	RS1/10S□□□J
C.	214, C213	CN3R 1 D4 / 2 N3U				
۲.	216, C261, C286	CKSRYB473K16	OTHER	RS		
	210, C201, C200 259	CKSRYB681K50		CN202	5P MT CONNECTOR	173981-5
	1202, C353, C354, C360, C370	CKSRYF103Z50		CN211	3P JUMPER CONNECTOR	52147-0310
	1305, C1306, C359	CKSRYF104Z25		CN5021	3P TOP POST	B3P-SHF-1AA
	281	CKSRYF473Z25		CN203	KR CONNECTOR	B5B-PH-K-S
C .		CROR II TIJAAJ		CN204	6P TOP POST	B6P-SHF-1AA
C	272, C273	CQMA104J50			· ***	
	361 (0.22 μ F/5.5V)	PCH1131		CN206	5P SIDE POST	BS5P-SHF-1AA
<u> </u>		PCL1043		CN205	39P FFC CONNECTOR	HLEM39S-1
	263, C275-C277 (0.33 μ F/16V)					

Mark	No.	Description	Parts No.	Mark	No.	Description	Parts No.
	J210	10P CONNECTOR ASSY	PDE1269		C431 C43	2, C435, C436	CCSOCH181J50
		JA202 JACK/12V	PKN1004			4, C437, C438	CCSQCH330J50
	371201,	TILOZ TICKIZY	11211007			8, C380, C439-C442	CCSQCH470J50
	X352	CERAMIC RESONATOR	PSS1010		C449, C45		CCSQCH681J50
	1032	(16.00MHz)	1331010		C319, C38		CCSRCH101J50
		PCB BINDER	VEF1008		C313, C30	2	CCSCCHIUI330
	X351	CERAMIC RESONATOR	V\$\$1014		C308		CCSRCH120J50
	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	(4.19MHz)	1001011		C330		CCSRCH180J50
		(4.1514112)			C309		CCSRCH270J50
4					C339, C34	1 C266	CEAS100M16
AUD	io di	GITAL BOARD A	SSY			6, C310, C314, C324	CEASIOIMIO CEASIOIM6R3
					C302, C30	0, C310, C314, C324	CEASIOIMORS
SEMIC	CONDU	ICTORS			C333, C33	7, C377	CEAS101M6R3
	IC801		AK5340-VS		C453-C45	5	CEAS221M25
	IC302		CD74HC4046AM		C362		CEAS330M35
	IC406		M5218AFP		C315, C32	3, C328, C331, C343	CEAS470M10
	IC304		MB81C4256A-80LPJ		C817, C81	8, C833, C835	CEZA100M50
	IC803, I	C804	NJM4580D				
	ŕ				C457, C45	8, C805, C806	CEZA220M50
	IC404, I	C405	NJM5532MD		C811-C814	I, C842-C844, C848	CEZA220M50
A	IC407		NJM7812FA		C443, C44	4	CEZA470M16
∆ ∆	IC408		NJM7912FA		C459, C46		CEZA4R7M50
_	IC303		PCX1021		C451, C45		CFTXA102J50
	IC402, I	C403	PD2028B(S)		- · · · · · · · · · · · · · · · · · · ·	-	0
	10-102, 1	C+03	1 020200(3)		C317, C32	9	CFTXA105J50
	IC401		PD7009A		C345, C34		CKCYB101K50
	IC301		PDC019A		C475		CKCYB103K50
	IC306		PDC020A			8, C363, C823	CKCYF473Z50
	IC309, I	C310	TC74HC00AF		C845	0, 00 00, 00 20	CKSQYB102K50
	IC307, I		TC74HCU04AF				***************************************
					C326, C38	5, C387, C405, C406	CKSQYB103K50
	IC312		TC7S14F		C336, C40	7, C408, C419, C420	CKSQYB104K25
	Q407-Q4	412	2SD2114K		C423, C42	1	CKSQYB104K25
	Q301, Q	303	DTA114TS		C427, C42	3, C390	CKSQYB472K50
	Q402-Q4	404, Q413	DTA124ES		C303, C30	7, C402, C403	CKSQYB473K25
	Q304		DTC114EK				
					C447, C44		CKSQYB562K50
	Q302		DTC124EK		C465, C46		CKSQYB683K25
	Q401, Q	405, Q406	DTC124ES		C819, C82		CKSQYB821K50
	D302		1SR35-100AVL		C413-C416		CKSQYB822K50
	D402, D	403	DA114		C1331, C4	45, C446, C467, C468	CKSQYF103Z50
	D301		DA204K				
					C807-C810		CKSQYF103Z50
	D801, D		DAN202K			3, C316, C322, C325	CKSQYF104Z25
	D401, D	802, D804	DAP202K			2, C334, C338, C342	CKSQYF104Z25
						4, C367, C376, C469	CKSQYF104Z25
COILS	AND F	FILTERS			C474, C81:	5, C816, C831, C834	CKSQYF104Z25
	L831, L8	332	LFA010K		G024 GC ::	.	OV. O. O. V. D. O. V. C.
	L318		PTL1003		C836, C84		CKSQYF104Z25
	L301-L3	06, L308-L314	PTL1014			9, C350, C371-C375	CKSQYF473Z50
		317, L319, L328, L329	PTL1014		C301		CKSRYB102K50
	L401-L4	06	PTL1014		C1333, C3	15, C318	CKSRYB103K50
					C312		CKSRYB472K50
	L321	(80 μ H)	PTL1017		C204		CVCDVE104706
	L320	EMI FILTER	PTL1019		C304		CKSRYF104Z25
	L330	EMI FILTER	PTL1020		C379		CQMA103K50
					C335	1 (2200 E/16V)	CQMA104J50
CAPAG	CITORS	3				3 (2200 μ F/16V) 3 C412 C417 C418 (470 ΕΠΕΧΙ)	PCH1121
	C1332		CCSQCH100D50		C404, C40!	9-C412, C417, C418 (470 μ F/16V)	VCH1116
		368, C369, C381, C383	CCSQCH101J50		C421 C42	CA24 (A20 EU 431)	VCII1116
		463, C470, C477, C478	CCSQCH101J50			5, C426 (470 μ F/16V)	VCH1116
	C801, C		CCSQCH101J50		C430 (470	41710V)	VCH1116
	C803, C8		CCSQCH121J50				
	2,52,00	· ·	300 40				

PDR-99, PDR-05

	R3331 R1329, R1 R314-R31 R328, R33	1330, R1336, R306-R309	RS1/16S000J	ОТНЕ			
	R3331 R1329, R1 R314-R31 R328, R33	1330, R1336, R306-R309	RS1/16S000J		170 404		
	R1329, R1 R314-R31 R328, R33	1330, R1336, R306-R309			VR401	VARIABLE RESISTOR ($5k\Omega$ -B)	PCS1003
	R314-R31 R328, R33	COCN-OCCIN OCCIN , OCCIN	RS1/16S101J		JA403	HEADPHONE JACK	RKN1002
	R328, R33		RS1/16S101J			PCB BINDER	VEF1008
		7, R323, R324, R326		FLIBI	OTIOR	L DO ADD ACCV	
		34-R336, R341-R343 11, R313, R329, R331	RS1/16S101J RS1/16S102J	FUN	CHO	N BOARD ASSY	
	K500, K5	11, K515, K527, K551	1001023				
	R320		RS1/16S105J	SEMIC		CTORS	DTAIGATE
	R305, R33	37	RS1/16S151J		Q701-Q7		DTA124ES
	R1333		RS1/16S221J		D701-D7	03, D706	SEL6210S
	R1335, R4	144, R499	RS1/16S271J				
	R498		RS1/16S331J	SWITO	HES A	ND RELAYS	
					S701-S71		PSG1006
	R1324		RS1/16S332J		0.0.0.		
	R301, R33	39	R\$1/16S333J	COILC	ANIDE	ILTERS	
	R302		RS1/16S363J	COILS		LIENS	
	R344		RS1/16S470J		L701		PTH1073
	R347, R34	48	RS1/16S472J		L702		PTH1016
	D045 5-	40	DC1 (1 (0 470)	CADA	CITORS		
	R345, R34		R\$1/16\$473J	CAFA			OVOVE100770
		04, R338, R340, R1323	RS1/16S512J		C702		CKCYF103Z50
	R312, R33		RS1/16S681J				
	R1401-R1	404	RS1/2LMF270J	RESIS	TORS		
	Other Res	istors	RS1/10S□□□J		All Resis	tors	RD1/6PM□□□J
urr							
HER			601.45.0010	OTHE	RS		
	CN401	3P JUMPER CONNECTOR	52147-0310			REMOTE RECEIVER UNIT	GP1U27X
	JA30 1	OPTICAL RECEIVER MODULE	GP1F32R		CN701	39P FFC CONNECTOR	HLEM39R-1
	JA303	OPTICAL TRANSMITTER MODULE	GP1F32T		V701	FL INDICATOR TUBE	PEL1086
	JA302	1P JACK	PKB1027				
	JA304	1P JACK	PKB1028	DOM	/ED ^	BOARD ASSY	
	T A OC:	OD I CV	DVD 1000	FUN	EU A	DUANU ASST	
	JA801	2P JACK	PKB1029				
	JA401	1P JACK	PKB1030	SEMI	COND	UCTORS	
	JA402	1P JACK	PKB1031	Δ	IC903		UPC24M05HF
	KN302	SCREW TERMINAL	PNB1558	<u> </u>	IC903		NJM78M05FA
	X301	XTAL RESONATOR(16.9344MHz	z)PSS1008	A	D901-D9	08	11ES2
	PCB BIN	DER	VEF1008				
	KN301	EARTH METAL FITTING	VNF1084	COILS	AND F	ILTERS	
	1301	Di di III Mari da III I III O			L901, L9	02	VTH1020
٠ ،	/D D4	DARD ACCV			L11		VTL1008
ا ب:	AK R	DARD ASSY					
CICT	r O be			CAPA	CITORS		aa.
	ORS		DOTHO:			002, C914, C915	CKCYF103Z50
	VR801 (5	•	RCV1091			905, C912 (3300 μ F/16V)	DCH1057
	VR802 (5		RCV1092			200 μ F/16V)	PCH1121
	Other Res	sistors	$RS1/10S\square\square\square J$		C911 (10	000 μ F/16V)	PCH1122
				Δ		3 (100PF/400VAC)	PCL1040
HER	S						
	J801	7P CONNECTOR ASSY	PDE1274	Δ	C72, C75	5 (0.01UF/400VAC)	VCG-044
				DECIO	TODO		
PE	BOAF	RD ASSY		RESIS	All Resis	tors	RD1/6PM□□□J
					WIII WESTS	1013	
ILS		ILTERS		OTHE	RS		
	L461-L46	53	PTL1014	A	H11. H12	2 FUSE HOLDER	AKR1003
				Ā	CN12	2P-VH CONNECTOR	B2P3-VH
				4-7	J12	7P CONNECTOR ASSY	PDE1270
-	SITORS	.			J12 J901		PDF1168
PAC		1468	CCSQCH101J50	Δ		EARTH LEAD UNIT	
	C1466-C		CVCOVEINIZEN	Δ	CN11	TERMINAL	RKC-061
	C1466-C	1465	CKSQYF103Z50		•		

Mark No. Description Parts No.

POWER B BOARD ASSY

SEMICONDUCTORS

 ∆
 IC11-IC15
 ICP-N10

 ∆
 IC23
 LM2940CT-5.0

 ∆
 IC22
 NJM7905FA

 ∆
 D11-D14, D52
 11ES2

 ∆
 D54
 MTZJ20A

COILS AND FILTERS

L21-L23 VTH1020

CAPACITORS

 $\begin{array}{cccc} \text{C23}, \text{C24} & \text{CFTXA472J50} \\ \text{C11}, \text{C13}, \text{C15-C18} & \text{CKCYF103Z50} \\ \text{C26} & (3300 \, \mu \, \text{F/16V}) & \text{DCH1057} \\ \text{C54} & (47 \, \mu \, \text{F/50V}) & \text{PCH1124} \\ \text{C52} & (100 \, \mu \, \text{F/50V}) & \text{PCH1126} \\ \end{array}$

RESISTORS

All Resistors RD1/6PM DJ

VCH1116

OTHERS

 CN15
 5P JUMPER CONNECTOR
 52147-0510

 CN17
 KR CONNECTOR
 B5B-PH-K-S

 J16
 6P CONNECTOR ASSY PDE1271

 PCB BINDER
 VEF1008

EARTH METAL FITTING VNF-091

MECHANISM BOARD ASSY

C28, C29 (2200 µ F/25V)

SEMICONDUCTORS

D1001 GP1S24 PC1001 NJL5803K-F1

RESISTORS

All Resistors RS1/10S DJ

OTHERS

J1002 7P CONNECTOR ASSY PDE1260

7. ADJUSTMENTS

1. Adjustment Methods

If a compact disc recorder is adjusted incorrectly or inadequately, it may malfunction or not work at all even though there is nothing at all wrong with the pickup or the circuitry. Adjust correctly following the adjustment procedure.

Measuring Instruments and Tools

- 1. Dual trace oscilloscope (10:1 probe)
- 2. Low-frequency oscillator
- 3. Test disc (STD-903), (STD-R03)
- 4. Low pass filter $(15k\Omega + 0.001\mu F)$, $(39k\Omega + 0.001\mu F)$
- 5. Hi pass filter $(3.9k\Omega + 180PF)$
- 6. Resistor ($100k\Omega$)
- 7. Hexagonal screwdriver (1.27mm diagonal)
- 8. Standard tools
- 9. Small screwdriver
- 10. Multimeter (Voltage accuracy:Below 1 mV)


Adjustment Items/Verification Items and Order

Adjustment 1

Step	ltem	Test Point	Adjustment Location
1	Playback power adjustment	CN104 (TP1), Pin7 (PWAJT)	VR103 (PB. PW)
2	Coarse focus offset adjustment	CN204 (TP201), Pin1 (RF)	VR105 (FE, OFS)
3	Coarse skew adjustment	CN204 (TP201), Pin1 (RF)	Radial tilt adjustment screw and Tangential tilt adjustment screw
4	Coarse grating adjustment	CN104 (TP1), Pin3 (TE)	Grating adjustment slit
5	DPP (tracking offset) adjustment	CN104 (TP1), Pin3 (TE)	VR112 (TE, OFS)
6	Fine focus offset adjustment	CN204 (TP201), Pin1 (RF)	VR105 (FE, OFS)
7	Fine skew adjustment	CN204 (TP201), Pin1 (RF)	Radial tilt adjustment screw and Tangential tilt adjustment screw
8	Grating re-adjustment	CN104 (TP1), Pin3 (TE)	Grating adjustment slit

Adjustment 2

Step	Item	Test Point	Adjustment Location	
1	WBL+offset adjustment	CN104 (TP1), Pin 6 (RWBL)	VR107 (WBL+. OFS)	
2	Coarse WBL offset adjustment	CN104 (TP1), Pin 5 (WBL)	VR108 (WBL. OFS)	
3	Playback power re-adjustment	CN104 (TP1), Pin 7 (PWAJT)	VR103 (PB. PW)	
4	Coarse focus offset adjustment	CN204 (TP201), Pin 1 (RF)	VR105 (FE. OFS)	
5	Main and sub mix ratio adjustment	CN104 (TP1), Pin 1 (STE) CN104 (TP1), Pin 2 (MSTE)	VR110 (MS. MIX)	
6	Tracking amp. gain adjustment	CN104 (TP1), Pin 3 (TE)	VR111 (TE. GAIN)	
7	Tracking offset adjustment	CN104 (TP1), Pin 3 (TE)	VR112 (TE. OFS)	
8	ACT offset adjustment	CN5021 (TP00), Pin 1 (ACT ERR)	VR1 (ACT. OFS)	
9	ACT GAIN adjustment	CN5021 (TP00), Pin 1 (ACT ERR)	VR10 (ACT. GAIN)	
10	Fine focus offset adjustment	CN204 (TP201), Pin 1 (RF)	VR105 (FE. OFS)	
11	WBL BALANCE adjustment	CN104 (TP1), Pin 5 (WBL)	VR106 (WBL. BALANCE)	
12	Fine WBL offset adjustment	CN104 (TP1), Pin 5 (WBL)	VR108 (WBL. OFS)	
13	WBL focus offset adjustment	CN104 (TP1), Pin 5 (WBL)	VR115 (WFE. OFS)	
14	Recording power adjustment	CN104 (TP1), Pin 7 (PWAJT)	VR104 (REC. PW)	
15	HF Amp. gain adjustment	CN104 (TP1), Pin 8 (HF)	VR119 (HF. GAIN)	
16	Focus servo loop gain adjustment	CN204 (TP201), Pin 5 (FCSIN) CN204 (TP201), Pin 6 (FCSER)	VR201 (FCS. GAIN)	
17	Tracking servo loop gain adjustment	CN204 (TP201), Pin 2 (TRKER) CN204 (TP201), Pin 3 (TRKIN)	VR202 (TE. GAIN)	



Notes

- 1. Use a 10:1 probe for the oscilloscope.
- 2. All the knob positions (settings) for the oscilloscope in the adjustment procedures are for when a 10:1 probe is used.

■ Test Mode

This model has a test mode so that the adjustments and checks required for service can be carried out easily. When this model is in test mode, the keys on the front panel work differently from normal. Adjustments and checks can be carried out by operating these keys with the correct procedure. For this model, all adjustments are carried out in test mode.

[Setting to Test Mode]

How to set this model into test mode.

- 1. Unplug the power cord from the AC socket.
- 2. Short the test mode short land. (See Fig. 1.)
- 3. Plug the power cord back into the AC socket.

When the test mode is set correctly, the display is different from what it usually is when the power is turned on. (lights up all FL display) If the display is still the same as usual, test mode has not been set correctly, so repeat Steps 1-3.

[Release from Test Mode]

Here is the procedure for releasing the test mode:

- 1. Press the STOP key and stop all operations.
- 2. Unplug the power cord from the AC socket.

[Operations of the keys in test mode]

Code	Key Name	Function in Test Mode	Explanation
	DIGITAL SYNCHRO	Playback laser diode ON	Lights up the laser diode by playback power.
	FINALIZE	Focus servo closes	The laser diode is lit up and the focus actuator is lowered, then raised slowly and the focus servo is closed at the point where the objective lens is focused on the disc. With the player in this state, if you lightly rotate the stopped disc by hand, you can hear the sound the focus servo. If you can hear this sound, the focus servo is operating correctly. If you press this key with no disc mounted, the laser diode lights up, the focus actuator is pulled down, then the actuator is raised and lowered three times and returned to its original position.

Code	Key Name	Function in Test Mode	Explanation
>	PLAY	Spindle servo ON	Starts the spindle motor in the clockwise direction and when the disc rotation reaches the prescribed speed (about 500 rpm at the inner periphery), sets the spindle servo in a closed loop.
II	PAUSE	Tracking servo close/open	Pressing this key when the focus servo and spindle servo are operating correctly in closed loops puts the tracking servo into a closed loop, displays the track number being played back and the elapsed time on the front panel. If the elapsed time is not displayed or not counted correctly, it may be that something is out of adjustment, or that there is some other problem. This key is a toggle key and open/close the tracking servo alternately. This key has no effect if no disc is mounted.
44	MANUAL/ TRACK SEARCH REV	Carriage reverse (inwards)	Moves the pickup position toward the inner diameter of the disc. When this key is pressed with the tracking servo in a closed loop, the tracking servo automatically goes into an open loop. Since the motor does not automatically stop at the mechanical end point in test mode, be careful with this operation.
>	MANUAL/ TRACK SEARCH FWD	Carriage forward (outwards)	Moves the pickup position toward the outer diameter of the disc. When this key is pressed with the tracking servo in a closed loop, the tracking servo automatically goes into an open loop. Since the motor does not automatically stop at the mechanical end point in test mode, be careful with this operation.
	STOP	Stop	Initializes and the disc rotation stops. The pickup and disc remain where they are when this key is pressed.
^	OPEN/CLOSE	Disc tray open/close	Open/close the disc tray. This key is a toggle key and open/close tray alternately. Pressing this key when the disc is turning stops the disc, then opens the tray. This key operation does not affect the position of the pickup.
○ → 0	REC ↓ REC MUTE	Maximum recording power. Laser diode ON.	Lights up the laser diode with maximum recording power and normal EFM by pressing REC and REC MUTE keys in order. * The laser diode may be damaged if adjustments are made before pressing these keys.
	DISPLAY OFF	Focus offset switching	Switches the focus offset state. DISPLAY OFF LED LIGHTS UP: C/N in the best condition. LIGHTS OFF: Jitter in the best condition.
	WRITE	Optical axis servo switching	Switches the ON/OFF of the optical axis servo. (MANUAL) LED LIGHTS UP: Optical axis servo ON LIGHTS OFF: Optical axis servo OFF

[How to play back a disc in test mode]

In test mode, since the servos operate independently, playing back a disc requires that you operate the keys in the correct order to close the servos.

Here is the key operation sequence for playing back a disc in test mode.

FINALIZE

PLAY

PAUSE

PAUSE

Lights up the laser diode and closes the focus servo.

Starts the spindle motor and closes the spindle servo.

Closes the tracking servo.

Wait at least 2-3 seconds between each of these operations.

Adjustment 1

1. Playback Power Adjustment

Adjustment 1

1. I laybaok i offer	710,000			
● Objective	To optimize the playback power of the laser diode.			
Symptom when out of adjustment	Play does not start, track search is impossible, track are skipped.			
Measurement instru- ment connections	Connect the multimeter to CN104 (TP1), Pin 7 (PWAJT)	Player state	Test mode, Playback laser diode ON	
		● Adjustment location	VR103 (PB. PW) (Head board assy)	
		● Disc	None needed	

[Procedure]


When adjusting with the multimeter

- 1. Light up the playback laser diode using the DIGITAL SYNCHRO key.
- 2. Adjust the voltage value of Pin 7 (PWAJT) of CN104 (TP1) to the voltage value (PB PW voltage ±5 mV) displayed on the pickup flexible cable using VR103 (PB PW).

Note) This adjustment cannot be performed accurately if disc is set. Be sure to remove disc first before adjustments.

Reference: When adjusting with the optical power meter

- 1. Move the pickup to the outer edge of the disc with the MANUAL/TRACK SEARCH FWD >> >> key.
- 2. Lights up the playback laser diode by DIGITAL SYNCHRO key.
- 3. Shine the light discharged from the objective lens in the pickup on the light power meter sensor. Adjust VR103 (PB.PW) so that the playback laser diode output is an average 0.6 mW ± 0.05 mW. (Wavelength 790nm, Average mode)




^{*} Recording on the disc is not possible in test mode.

2. Coarse Focus Offset Adjustment


Adjustment :

● Objective	To coarse adjust the DC offset voltage of the focus servo circuit for perform the tracking and slider adjustments correctly.			
 Symptom when out of adjustment 	The model does not focus in, sound broken and the RF signal is dirty.			
Measurement instru- ment connections	Connect the oscilloscope to CN204 (TP201), Pin 1 (RF) (SERVO UCOM board assy) [Settings] 20 mV/devision 2 ms/division DC mode	Player stateAdjustment locationDisc	Test mode, focus and spindle servos closed and tracking servo open. VR105 (FE. OFS) (Head board assy) STD-903	

- 1. Press the FINALIZE key, then the PLAY key in that order to close the focus servo then the spindle servo.
- 2. Adjust VR105 (FE. OFS) so that the amplitude of waveform at CN204 (TP201), Pin 1 (RF) is maximum.



OUT of adjustment



Optimum adjustment

3. Coarse Skew Adjustment


Adjustment 1

● Objective	To coarse adjust the angle of pickup to the disc for perform the grating and DPP (tracking offset) adjustments correctly.				
Symptom when out of adjustment	hen out of Sound broken, some discs can be played but not others.				
Measurement instru- ment connections	Connect the oscilloscope to CN204 (TP201), Pin 1 (RF). (SERVO UCOM board assy)		● Player state	Test mode, focus and spindle servos closed and tracking servo open.	
	1, ,	/division /division	● Adjustment location	Radial adjustment screw and tangential adjustment screw	
	AC mod	de	● Disc	STD-903	

[Procedure]

- 1. Move the pickup to the position where the radial/tangential adjustment screws will be seen with the MANUAL/TRACK SEARCH FWD ►► or REV ◄◄ ★► keys so that the radial/tangential adjustment screws can be adjusted.
- 2. Press the FINALIZE key, then the PLAY > key in that order to close the focus servo then the spindle servo.
- 3. Adjust the RAD (radial direction) and TAN (tangential direction) adjustment screws alternately with hexagonal screw-driver (1.27 mm diagonal) to maximize the RF output at CN204 (TP201), pin 1.

Note: Radial direction and tangential direction mean the direction relative to the disc shown in Fig. 3.



4. Coarse Grating Adjustment

Δď	justment	1
	IU SUITEIIL	


● Objective	To align the tracking error generation laser beam spots to the optimum angle on the track.		
 Symptom when out of adjustment 	Play does not start, track search	n is impossible, tracks are	skipped.
Measurement instru- ment connections	Connect the oscilloscope to CN104 (TP1), Pin 3 (TE) This connection may be via a	● Player state	Test mode, focus and spindle servos closed and tracking servo open
	low pass filter. (See Fig. 4) [Settings] 50 mV/division	Adjustment location	Grating slit on pickup
	5 ms/division DC mode	● Disc	STD-903


[Procedure]

- 2. Press the FINALIZE key, then the PLAY \rightharpoonup key in that order to close the focus servo then spindle servo.
- 3. Insert a screwdriver into the grating adjustment slit and adjust the grating to find the null point. For more details, see next page.
- 4. If you slowly turn the screwdriver clockwise from the null point, the amplitude of the wave gradually increases, then if you continue turning the screwdriver, the amplitude of the wave becomes smaller again. Turn the screw driver counterclockwise from the null point and set the grating to the first point where the wave amplitude reaches its maximum.

Reference: Fig.5 shows the relation between the angle of the tracking beam with the track and the waveform.

5. Return the pickup to more or less midway across disc with the MANUAL/TRACK SEARCH REV ► key, press the PAUSE II key and check that the track number and elapsed time are displayed on the front panel. If they are not displayed at this time or the elapsed time changes irregularly, check the null point and adjust the grating again.






Adjustment 1


[How to find the null point]

When you insert the small screwdriver into the slit for the grating adjustment and change the grating angle, the amplitude of the tracking error signal at CN104 (TP1), Pin 3 (TE) changes. Within the range for the grating, there are five or six locations where the amplitude of the wave reaches a minimum. Of these five or six locations, there is only one at which the envelope of the waveform is smooth. This location is where the three laser beams divided by the grating are all right above the same track. (See Fig. 5.)

This point is called the null point. When adjusting the grating, this null point is found and used as the reference position.








Note: If the difference between the amplitude of the error signal at the innermost edge and outermost edge of the disc is more than 10%, adjust the grating again.

5. DPP (Tracking Offset) Adjustment

A 4	iuotmani	. 4
AU	iustment	. 1

● Objective	To correct for the variation in the sensitivity of the tracking photodiode.		
Symptom when out of adjustment	cs are skipped.		
Measurement instru- ment connections	Connect the oscilloscope to CN104 (TP1), Pin 3 (TE) [This connection may be via a low pass filter	● Player state	Test mode, focus and spindle servos closed and tracking servo open
	(15k Ω +0.001 μ F).] [Settings] 50 mV/division	Adjustment location	VR112 (TE. OFS) (Head board assy)
	5 ms/division DC mode	● Disc	STD-903

- 1. Move the pickup to midway across the disc (R=35mm) with the MANUAL/TRACK SEARCH FWD ►► or REV keys.
- 2. Press the FINALIZE key, then the PLAY key in that order to close the focus servo then the spindle servo.
- 3. Line up the bright line (ground) at the center of the oscilloscope screen and put the oscilloscope into DC mode.
- 4. Adjust VR112 (TE. OFS) so that the positive amplitude and negative amplitude of the tracking error signal at CN104 (TP1), Pin 3 (TE) are the same (in other words, so that there is no DC component).




6. Fine Focus Offset Adjustment


Adjustment 1

Objective	To optimize the DC offset voltage of the focus servo circuit.			
Symptom when out of adjustment	The player does not focus in, sound broken and the RF signal is dirty.			
Measurement instru- ment connections	Connect the oscilloscope to CN204 (TP201), Pin 1 (RF). (SERVO UCOM board assy)	● Player state	Test mode, play	
	[Settings] 20 mV/division 500 ns/division	● Adjustment location	VR105 (FE. OFS) (Head board assy)	
	AC mode	● Disc	STD-903	

- 1. Move the pickup to midway across the disc (R=35mm) with the MANUAL/TRACK SEARCH FWD ►► I or REV keys.
- 2. Press the FINALIZE key, the PLAY key, then the PAUSE II key in that order to close the respective servos and put the player into play mode.
- 3. Adjust VR105 (FE. OFS) so that the 3T waveform at CN204 (TP201), Pin 1 (RF) is maximum.



Out of adjustment




Optimum adjustment


7. Fine Skew Adjustment

Adi	iustment	1

● Objective		To adjust the angle of the pickup relative to the disc so that the laser beams are shone straight down into the disc for the best read out of the RF signals.		
 Symptom when out of adjustment 	Sound broken, some discs can be played but not others.			
Measurement instru- ment connections	Connect the oscilloscope to CN204 (TP201), Pin 1 (RF). (SERVO UCOM board assy)		● Player state	Test mode, play
	[Settings] 20mV/division 200ns/division AC mode		● Adjustment location	Pickup radial adjustment screw and tangential adjustment screw
			● Disc	STD-903

- 1. Move the pickup to the position where the radial/tangential adjustment screws will be seen with the MANUAL/TRACK SEARCH FWD ►► I or REV I ✓ keys so that the radial/ tangential adjustment screws can be adjusted.
- 2. Press the FINALIZE key, then the PLAY ► key to the PAUSE II key in that order to close the respective servos and put the player into play mode.
- 3. First, adjust the radial adjustment screw with the hexagonal screwdriver (1.27 mm) so that the eye pattern (the diamond shape at the center of the RF signal) can be seen the most clearly.
- 4. Next, adjust the tangential adjustment screw with the hexagonal screwdriver so that the eye pattern can be seen the most clearly (Fig. 6).
- 5. Adjust in the order of the radial adjustment screw and the tangential screw again, so that the eye pattern can be seen the most clearly. As necessary, adjust the two screws alternately so that the eye pattern can be seen the most clearly.
- 6. After the adjustment, remove the float screw, turn over the servo mechanism assembly, then stabilize the radial adjustment screw and the tangential adjustment screw with an adhesive.





8. Grating Re-Adjustment

Adjustment 1

Adjust in the same manner as "4. Coarse Grating Adjustment" in Adjustment 1.

Adjustment 2

1. WBL+Offset Adjustment

Adjustment 2

● Objective	To adjust the gain balance of the wobble signal.				
Symptom when out of adjustment	Player does not record or playback CD-R discs.				
Measurement instru- ment connections	Connect the oscilloscope to CN104 (TP1), Pin 6 (RWBL). (Head board assy)	● Player state	Test mode, stop		
	[Settings] 1 mV/division 5 ms/division DC mode	● Adjustment location	VR107 (WBL +. OFS) (Head board assy)		
	De mode	● Disc	None needed		

[Procedure]

- 1. Turn VR108 (WBL. OFS) to fully counterclockwise.
- 2. Adjust VR107 (WBL+. OFS) so that the DC voltage at CN104 (TP1), Pin 6 (RWBL) is -20mV±10mV.

2. Coarse WBL Offset Adjustment

Adjustment 2

● Objective	To optimize	To optimize the DC offset voltage of the wobble amp.			
Symptom when out of adjustment	Player doe	Player does not record or playback CD-R discs.			
Measurement instru- ment connections	Connect the oscilloscope to CN104 (TP1), Pin 5 (WBL).		● Player state	Test mode, stop	
·	[Settings]	1 mV/division 5 ms/division DC mode	● Adjustment location	VR108 (WBL. OFS) (Head board assy)	
		_ ••	● Disc	None needed	

[Procedure]

1. Adjust VR108 (WBL. OFS) so that the DC voltage at CN104 (TP1), Pin 5 (WBL) is 0 ± 10 mV.

3. Playback power Re-Adjustment

Adjustment 2


Adjust in the same manner as "1. Playback power Adjustment" in Adjustment 1.

4. Coarse Focus Offset Adjustment


Adjustment 2

● Objective	To optimize	To optimize the DC offset voltage of the focus error amp.			
Symptom when out of adjustment	The player does not focus in and the RF signal is dirty.				
Measurement instru- ment connections	CN204 (TP201), Pin 1 (RF). (SERVO UCOM board assy) [Settings] 20 mV/division		● Player state	Test mode, focus and spindle servos closed and tracking servo open.	
			● Adjustment location	VR105 (FE. OFS) (Head board assy)	
		2m sec/division DC mode	● Disc	STD-903	

- 1. Press the FINALIZE key, then the PLAY key in that order to close the focus servo then the spindle servo.
- 2. Adjust VR105 (FE. OFS) so that the amplitude of RF signal at CN204 (TP201), Pin 1 (RF) is maximum.



Out of adjustment



Optimum adjustment

5. Main and Sub Mix Ratio Adjustment

Adjustment 2

Objective	To mix the gain of the main signal output and sub signal output of the pickup.				
 Symptom when out of adjustment 	Player does not playback.				
Measurement instru- ment connections	Connect the oscilloscope to CH1: CN104 (TP1), Pin 1 (STE) CH2: CN104 (TP1), Pin 2 (MSTE). [These connections must be via low pass filters.]	Player state Adjustment location	Test mode, focus and spindle servos closed and tracking servo open VR110 (MS. MIX) (Head board assy)		
	[Settings] CH 1: 50 mV/div. AC mode 10 ms/div. ADD mode CH 2: 100 mV/div. AC mode	● Disc	STD-903		

[Procedure]


- 1. Press the FINALIZE key, then the PLAY \rightharpoonup key in that order to close the focus servo then the spindle servo.
- 2. Set the oscilloscope to ADD mode (waveform adding mode of CH1 and CH2) and observe the adding waveform of CH1 and CH2.
- 3. Adjust VR110 (MS. MIX) so that the amplitude of waveform becomes minimum.

6. Tracking Amp. Gain Adjustment

Adjustment 2

Objective	To correct the discrepancy ir	To correct the discrepancy in the tracking error level with the pickup.				
 Symptom when out of adjustment 	Player does not playback, tra	Player does not playback, track search is impossible, tracks are skipped.				
Measurement instru- ment connections	Connect the oscilloscope to CN104 (TP1), Pin 3 (TE). [This connection must be via	Player state	Test mode, focus and spindle servos closed and tracking servo open			
	low pass filter (15k Ω +0.001 μ F).]	● Adjustment location	VR111 (TE. GAIN) (Head board assy)			
	[Settings] 20 mV/division 5 ms/division DC mode	● Disc	STD-903			

- 1. Move the pickup to midway across the disc (R=35mm) with the MANUAL/TRACK SEARCH FWD ►► I or REV keys.
- 2. Press the FINALIZE key, then the PLAY key in that order to close the focus servo then the spindle servo.
- 3. Line up the bright line (ground) at the center of the oscilloscope screen and put the oscilloscope into DC mode.
- 4. Adjust VR111 (TE. GAIN) so that the positive amplitude and negative amplitude of the tracking error signal at CN104 (TP1), Pin 3 (TE) is 1.0V ± 0.05V.



7. Tracking Offset Adjustment


Adjustment 2

Objective	To correct for the variation in th	To correct for the variation in the sensitivity of the tracking photodiode.			
Symptom when out of adjustment	Player does not playback, track search is impossible, tracks are skipped.				
Measurement instru- ment connections	Connect the oscilloscope to CN104 (TP1), Pin 3 (TE) [This connection must be via a	● Player state	Test mode, focus and spindle servos closed and tracking servo open		
	low pass filter $(15k\Omega+0.001\mu\text{F})$.] [Settings] 20 mV/division	● Adjustment location	VR112 (TE. OFS) (Head board assy)		
	5 ms/division DC mode	● Disc	STD-903		

[Procedure]

- 1. Move the pickup to midway across the disc (R=35mm) with the MANUAL/TRACK SEARCH FWD ►► or REV less than the le
- 2. Press the FINALIZE key, then the PLAY > key in that order to close the focus servo then the spindle servo.
- 3. Line up the bright line (ground) at the center of the oscilloscope screen and put the oscilloscope into DC mode.
- 4. Adjust VR112 (TE. OFS) so that the positive amplitude and negative amplitude of the tracking error signal at CN104 (TP1), Pin 3 (TE) are the same (in other words, so that there is no DC component).

Note: Perform the run-on adjustment in the section 6 and 7.



8. ACT offset Adjustment

Adjustment 2

Objective	To optimize the DC offset voltage of the actuater servo. Player does not pause, track search is impossible, tracks are skipped.				
Symptom when out of adjustment					
Measurement instru- ment connections	Connect the oscilloscope to CN5021 (TP00), Pin 1 (ACT ERR) (SERVO UCOM board assy)		● Player state	Test mode, focus and spindle servos closed and tracking servo open	
	[Settings]	5mV/division 5 ms/division DC mode	Adjustment locationDisc	VR1 (ACT. OFS) (Head board assy) STD-903	

[Procedure]

- 1. Move the pickup to midway across the disc (R=35mm) with the MANUAL/TRACK SEARCH FWD ►► ►► or REV

 ►► keys.
- 2. Press the FINALIZE key, then the PLAY \ightharpoonup key in that order to close the focus servo then the spindle servo.
- 3. Adjust VR1 (ACT. OFS) so that the DC voltage at CN5021 (TP00), pin 1 (ACT ERR) is 0±20mV.

9. ACT GAIN Adjustment

Adjustment 2

Objective	To optimize the actuater servo gain.			
Symptom when out of adjustment	Player does not pause, track search is impossible, tracks are skipped.			
Measurement instru- ment connections	Connect the oscilloscope to CN5021 (TP00), Pin 1 (ACT ERR) (SERVO UCOM board assy)	● Player state	Test mode, focus and spindle servos closed and tracking servo open	
	[Settings] 10mV/division 5 ms/division DC mode	Adjustment location Disc	VR10 (ACT. GAIN) (Head board assy) STD-903	

[Procedure]

- 1. Move the pickup to midway across the disc (R=35mm) with the MANUAL/TRACK SEARCH FWD ►► or REV keys.
- 2. Press the FINALIZE key, then the PLAY ▶ key in that order to close the focus servo then the spindle servo.
- 3. Press the WRITE key to light up the WRITE KEY LED, and short-circuit the Pin 2 and Pin 3 of CN5021 (TP00).
- 4. Adjust VR10 (ACT. GAIN) so that the DC voltage at CN5021 (TP00), Pin 1 (ACT ERR) is -380 ± 20 mV.

Note: Perfom the run-on adjustment in the section 8 and 9.

10. Fine Focus Offset Adjustment


Adjustment 2

Objective	To optimize the DC offset voltage of the focus servo circuit.				
Symptom when out of adjustment	The player does not focus in, sound broken and the RF signal is dirty.				
Measurement instru- ment connections	Connect the oscilloscope to CN204 (TP201), Pin 1 (RF). (SERVO UCOM board assy)		● Player state	Test mode, play	
	[Settings] 20 mV/division 500 ns/division		● Adjustment location	VR105 (FE. OFS) (Head board assy)	
		AC mode	● Disc	STD-R03	


[Procedure]

- 1. Move the pickup to midway across the disc (R=35mm) with the MANUAL/TRACK SEARCH FWD ►► or REV led keys.
- 2. Press the FINALIZE key, the PLAY key, then the PAUSE | key in that order to close the respective servos and put the player into play mode.
- 3. Adjust VR105 (FE. OFS) so that the 3T waveform at CN204 (TP201), Pin 1 (RF) is maximum.

Note) Adjust after confirming that the WRITE KEY LED is OFF.



Out of adjustment




Optimum adjustment

11. WBL BALANCE Adjustment


Adjustment 2

Objective	To adjust the gain balance of the wobble signal.				
Symptom when out of adjustment	Player does not record or search or pause CD-R discs.				
Measurement instru- ment connections	Connect the oscilloscope to CN104 (TP1), Pin 5 (WBL). [This connection must be via a	Player state	Test mode, play		
	high-pass filter (180pF+3.9kΩ).]	Adjustment location	VR106 (WBL. BALANCE) (Head board assy)		
	[Settings] 5mV/division 20µsec/division DC mode	• Disc	STD-R03		

- 1. Move the pickup to midway across the disc (R=35mm) with the MANUAL/TRACK SEARCH FWD ►► I or REV keys.
- 2. Press the FINALIZE key, the PLAY key, then the PAUSE II key in that order to close the respective servos and put the player into play mode.
- 3. Adjust VR106 (WBL. BALANCE) so that the amplitude of the waveform at CN104 (TP1), Pin 5 (WBL) is minimum.



Out of adjustment




Optimum adjustment

12. Fine WBL offset Adjustment


Adjustment 2

● Objective	To adjust t	To adjust the gain balance of the wobble signal.				
Symptom when out of adjustment	Player doe	Player does not record or search or pause CD-R discs.				
Measurement instru- ment connections	Connect the oscilloscope to CN104 (TP1), Pin 5 (WBL) [This connection must be via a high-pass filter (180pF+3.9kΩ)]		● Player state	Test mode, play		
			● Adjustment location	VR108 (WBL. OFS) (Head board assy)		
[Settings] 5mV/division 20µsec/division DC mode		● Disc	STD-R03			

- 1. Move the pickup to midway across the disc (R=35mm) with the MANUAL/TRACK SEARCH FWD ►► or REV ← keys.
- 2. Press the FINALIZE key, the PLAY key, then the PAUSE II key in that order to close the respective servos and put the player into play mode.
- 3. Adjust VR108 (WBL. OFS) so that the waveform at CN104 (TP1), Pin 5 (WBL) is minimum.



Out of adjustment




Optimum adjustment

13. WBL focus offset Adjustment


Adjustment 2

● Objective	To adjust the gains balance of the wobble signal.									
Symptom when out of adjustment	Player does not record or search or pause CD-R discs.									
Measurement instru- ment connections	Connect the oscilloscope to CN104 (TP1), Pin 5 (WBL). [This connection must be	● Player state	Test mode, play							
	via a high-pass filter (180pF+3.9kΩ).]	Adjustment location	VR115 (WFE. OFS) (Head board assy)							
	[Settings] 5mV/division 20µsec/division DC mode	● Disc	STD-R03							

- 1. Move the pickup to midway across the disc (R=35mm) with the MANUAL/TRACK SEARCH FWD ►► or REV ►► keys.
- 2. Press the FINALIZE key, the PLAY key, then the PAUSE II key in that order to close the respective servos and put the player into play mode.
- 3. Press the DISPLAY OFF key to light up the DISPLAY OFF KEY LED.
- 4. Adjust VR115 (WFE. OFS) so that the amplitude of the waveform at CN104 (TP1), Pin 5 (WBL) is minimum.



Out of adjustment



Optimum adjustment

14. Recording Power Adjustment

Adjustment 2

● Objective	To optimize the recording power of the laser diode.							
Symptom when out of adjustment	The player does not record nor playback self-recorded discs. It also skips tracks and the RF waveform is dirty. (No problems during CD playback)							
Measurement instru- ment connections	Connect the multimeter to CN104 (TP1), Pin 7 (PWAJT).	Test mode, maximum recording power ON						
		◆ Adjustment location	VR104 (REC. PW) (Head board assy)					
		● Disc	None needed					


[Procedure]

When adjusting with the multimeter

- 1. Fully turn VR104 (REC. PW) counterclockwise to reduce the power to the minimum.
- 2. Press REC O and REC MUTE keys in this order to lights up the laser diode.
- 3. Adjust the voltage value of Pin 7 (PWAJT) of CN104 (TP1) to the voltage value (REC. PW voltage ±10 mV) displayed on the pickup flexible cable using VR104 (REC. PW).

Notes

- Power more than ten times greater than playback power is released during these adjustment Never look directly at the objective lens.
- This adjustment cannot be performed accurately if disc is set. Be sure to remove disc first before adjustments.
- Perform this adjustment more than two minutes after starting up the test mode (after inserting the AC plug).
- The laser diode may be damaged if the recording power is greater than the specified value.
 Always perform step 1 before making adjustments and be careful not to exceed the adjustment value by more than 50mV (specified value in step 3).



Reference: When adjusting with optical power meter.

- 1. Fully turn VR104 (REC. PW) counterclockwise to reduce the power to the minimum.
- 2. Move the pickup to the outer edge of the disc with the MANUAL/TRACK SEARCH FWD >> >> tkey.
- 3. Press REC O and REC MUTE keys in that order to lights up the laser diode.
- 4. Shine the light discharged from the objective lens in the pickup on the light power meter sensor and adjust VR104 (REC. PW) so that the recording laser diode output is an average of 4.5mW±0.1mW (Wavelength 790nm, Average mode).

Notes

- Perform this adjustment more than two minutes after starting up the test mode (after inserting the AC plug).
- The laser diode may be damaged if the recording power is greater than the specified value.
 Always perform step 1 before making adjustments and be careful not to exceed the adjustment value by more than 0.3mW (specified value in step 3).
- Power more than ten times greater than playback power is released during these adjustment Never look directly at the objective lens.

15. HF Amp. Gain Adjustment

Adjustment 2


● Objective	To correct the discrepancy in the HF level with the pickup.							
Symptom when out of adjustment	Player does not record, track search is impossible.							
Measurement instru- ment connections		e oscilloscope to P1), Pin 8 (HF).	● Player state	Test mode, play				
			● Adjustment location	VR119 (HF. GAIN) (Head board assy)				
	[Settings]	50 mV/division 500nsec/division DC mode	● Disc	STD-903				

[Procedure]

- 1. Move the pickup to midway acrosss the disc (R=35mm) with the MANUAL/TRACK SEARCH FWD ►► or REV

 → keys.
- 2. Press the FINALIZE key, the PLAY ► key, then the PAUSE II key in that order to close respective servos and put the player into PLAY mode.
- 3. Line up the bright line (ground) at the center of the oscilloscope screen and put the oscilloscope into DC mode.
- 4. Adjust VR119 (HF. GAIN) so that the amplitude of the waveform at CN104 (TP1), Pin 8 (HF) is $2.0V \pm 0.1~V$.

Note) Adjust after checking that the DISPLAY OFF KEY LED is OFF.




16. Focus Servo Loop Gain Adjustment


Adjustment 2


● Objective	To optimize the focus servo loop gain.								
Symptom when out of adjustment	Playback does not start or focus actuator noisy.								
Measurement instru- ment connections	See Fig. 7 (SERVO UCOM board assy)	● Player state	Test mode, play						
	[Settings] CH 1: 0.1 V/division X-Y mode	Adjustment location	VR201 (FCS. GAIN) (SERVO UCOM board assy)						
	CH 2:10 mV/division	● Disc	STD-903						


[Procedure]

- 1. Set the AF generator output to 1.4kHz and 1Vp-p.
- 2. Move the pickup to midway across the disc (R=35mm) with the MANUAL/TRACK SEARCH FWD ►► I or REV keys.
- 3. Press the FINALIZE key, the PLAY \(\subseteq \text{key}, \text{ then the PAUSE II key in that order to close the respective servos and put the player into play mode.
- 4. Adjust VR201 (FCS. GAIN) so that the lissajous waveform is symmetrical about the X axis and the Y axis.









Higher gain

Optimum gain

Lower gain


17. Tracking Servo Loop Gain Adjustment


Adjustment 2

Objective	To optimize the tracking servo loop gain.								
Symptom when out of adjustment	Playback does not start, during searches the actuator is noisy, or tracks are skipped.								
Measurement instru- ment connections	See Fig. 8 (SERVO UCOM board assy)	● Player state	Test mode, play						
	[Settings] CH 1: 0.1 V/division X-Y mode	● Adjustment location	VR202 (TE. GAIN) (SERVO UCOM board assy)						
CH 2:10 mV/division		● Disc	STD-903						

[Procedure]

- 1. Set the AF generator output to 1.2kHz and 2Vp-p:
- 2. Move the pickup to midway across the disc (R=35mm) with the MANUAL/TRACK SEARCH FWD ►► I or REV keys.
- 3. Press the FINALIZE key, the PLAY key, then the PAUSE II key in that order to close the respective servos and put the player into play mode.
- 4. Adjust VR202 (TE. GAIN) so that the lissajous waveform is symmetrical about the X axis and the Y axis.





Higher gain

8. TROUBLESHOOTING

8.1 Service Number Display

This unit displays "CHECK" or "CHECK" "DISC?" during abnormal operations and stops.

When the STOP key or CLEAR key of the remote control unit is pressed continuously for about 10 seconds, the last service number will be displayed.

To correct the error, check the peripheral circuits mainly for the check point devices.

8.2 Service Codes and Countermeasures

Code	Contents	Location of Fault	Cause	Checkpoint
H0 H1	Unit does not operate even when the cord is inserted into outlet. (CHECK displayed)	H0: Communication is NG in mechanism controller, mode controller. H1: Mechanism controller detected fault in circuit.	Faulty soldering Pattern short-circuit Parts short-circuit Faulty power	IC356, IC357, IC207, IC358, IC352, IC353
H2	Recording preparations cannot be performed, tray does not open. (CHECK displayed)	H2: Mechanism controller pins 22, 23, 24 pin input voltage error		IC205
H5	Recording impossible (CHECK displayed)	IC360	• IC360 fault	IC360
L*	Unit stops during tray open/close. (CHECK displayed)	Loading section fault has been detected	 Faulty tray position sensor Faulty loading motor Faulty soldering, pattern short-circuit Pattern short-circuit, faulty power 	IC203
E*	Operations stop when disc is inserted, play-back start is requested, REC/P is requested, and operations are acknowledged. (CHECK displayed)	Slider section fault has been detected • Pickup could not be moved to designated position.	Flexible cable absent Faulty drive circuit Faulty TOC position SW Faulty soldering, pattern short-circuit Pattern short-circuit, faulty power	D1001, IC203, IC201, IC206
P*	Unit stops when disc is inserted without reading the internal information. (CHECK displayed)	Spindle section fault has been detected. Back side of disc has been inserted. Disc with scratches or dusts has been inserted. Disc could not be rotated normally. Designated signal could not be obtained from disc.	Faulty spindle motor Faulty spindle drive circuit Error in FG detection Faulty WBL circuit Faulty decoder circuit ATIP, sub codes cannot be read. Error rate is high.	PC1001, IC202, IC201, IC206
C*	Operations stop before REC/P is set. (CHECK displayed)	Recording laser power related fault has been detected • Disc with scratches or dusts has been inserted. • Proper recording power is not output. • RF detection is not normal.	 Faulty laser diode. Error in RF detection. Faulty RFT, RFB circuit. Insufficient recording power. Faulty soldering, pattern short-circuit Pattern short-circuit, faulty power This error also occurs when ATIP, sub codes cannot be read. 	IC205, IC101, IC362, IC363
F*	Operations stop during playback or recording. (CHECK displayed)	Pickup section fault has been detected. Disc with scratches or dusts has been inserted and therefore no focus. Proper laser power is not output. No focus.	 Faulty laser diode. Faulty focus drive circuit. Faulty pickup. Faulty soldering, pattern short-circuit Pattern short-circuit, faulty power. 	IC206, IC203

PDR-99, PDR-05

Code	Symptom	Location of Fault	Cause	Checkpoint
A*	CHECK DISC is displayed and unit stops during recording related operations.	Stop has been detected during recording. • Disc scratches, dusts, etc. are obstructing operations and unit has stopped.	If hardware problems have occurred, before A* and d* numbers are generated, codes other than those above are generated and the unit stops. Consequently, these service codes are	
d*	CHECK DISC is displayed and unit stops during recording related operations. Disc internal information cannot be read and unit stops when disc is inserted.	Stop has been detected during recording. • Disc scratches, dusts, etc. are obstructing operations and unit has stopped.	generated only when operational problems have occurred due to the disc. Faulty soldering, pattern short-circuit Possible if pattern has short-circuit or power is faulty.	

Note) * indicates the mechanism mode and are the following numbers.

No.	Mechanism Mode	No.	Mechanism Mode	No.	Mechanism Mode
0	PLAY	5	Setup	Α	REC
1	OPEN	6	TOC read	В	TOC REC
2	STOP	7	_	С	OPC
3	_	8	Search	D	TOC check
4	_	9	REC/PAUSE	E	PMA, actual pause recording

9. IC INFORMATION

• The information shown in the list is basic information and may not correspond exactly to that shown in schematic diagrams.

■ PD4584A (SERVO UCOM BOARD ASSY, IC356)

Mechanism Control Microcomputer

• Pin Function

Pin No.	Mark	Name	1/0	Initial	Function
1	P43/AD3	AD3	1/0		
2	P44/AD4	AD4	1/0	_	
3	P45/AD5	AD5	1/0		Data address line
4	P46/AD6	AD6	1/0	l —	
5	P47/AD7	AD7	1/0	_	
6	P50/A8	A8	0		
7	P51/A9	A9	0	_	·
8	P52/A10	A10	0	_	Address line
9	P53/A11	A11	0		Address line
10	P54/A12	A12	0	_	
11	P55/A13	A13	0	-	
12	NC	GND	_	_	Not used
13	P56/A14	A14	0		Address
14	P57/A15	A15	0	_	Address line
15	Vdd	+5V	_	_	Positive power supply voltage
16	AVss	GND	_	_	A/D converter GND
17	P70/AN0	XOPEN	i	_	OPEN SW. "L" when open is completed
18	P71/AN1	XCLMP	1	_	CLAMP SW. "L" when clamp DOWN
19	NC	GND			
20	P72/AN2	GND	1		Not used
21	P73/AN3	GND	ı		
22	P74/AN4	TEPP	I (A)	-	Tracking error peak to peak (For trracking gain adjustment)
23	P75/AN5	RFT	1 (A)	_	Playback RF upper envelope
24	P76/AN6	RFB	1 (A)		Playback RF lower envelope
25	P77/AN7	MACK	1		"L" when opposite mode controller serial handshake is input
26	AVref	+5V			A/D converter reference voltage input
27	AVdd	+5V	_		A/D converter analog power supply
28	Vdd	+5V	_	_	Positive power supply pin
29	P20/NM1	XPFAIL	ı		"L" when power failure is detected. ↓ detection
30	P21/INTP0	FG	1		Spindle FG ↓ detection
31	P22/INTP1	SCOR	ı	_	EFM decoder frame sync ↓ detection
32	P23/INTP2	ATIP	ı		ATIP sync ↑ ↓ detection
33	P24/INTP3	ESYN	1		EFM encoder frame sync ↓ detection
34	P25/INTP4	XRFDT	1		"L" when EFM playback RF detected. ↓ detection
35	P26/INTP5	TOCP	ı	_	TOC position sensor (For slider stop processing at TOC position (=L))
_36	P27/INTP3/TI	SENS	1		SONY servo IC SENS signal (For details, refer to 7. Timing Chart.)
37	NC	GND			Not used
38	P30/TxD	FOK			Focus OK input ("H" when Focus OK)
39	P31/RxD	XECE	0	Н	"L" when test tool reading enable is output
40	P32/SO/SBO	MSO	0	L	Clock sync serial transformer data output)


PDR-99, PDR-05

Pin No.	Mark	Name	I/O	Initial	Function
41	P33/SI/SBI	MSI	I	L	Clock sync serial transfer data input
42	P34/SCK	MSCK	0	Н	Clock sync serial transfer clock output
43	NC	GND		_	Not used
44	P80/T000	XFUSE	1	Н	"L" when communication between PDC019 Mode contoroller
45	P81/T001	GFS	1	_	GFS input ("H" when GFS OK)
46	P82/T002	ECLV	0	Н	Spindle servo EFM/Wobble CLV mode
47	P83/T003	CLV	0	н	Spindle servo CLV/CAV mode
48	P84/T010	SPSQ	0	_	Spindle drive PWM output during spindle CAV
49	P85/T001	MREQ	0	Н	"L" when opposite mode controller serial handshake is output
50	RESET	XRST	1	_	"L" when reset input
51	X1	CLOCK	1	-	System clock oscillation crystal connection pin
52	X2	CLOCK			Input to X1 pin when clock is supplied from outside
53	NC	GND		-	Not used
54	Vss	GND		_	GND pin
55	WDTO [—]	NC	0	٦	Not used
56	P00/RTP0	XSUBQE	0	Н	"L" when EFM decoder sub code Q reading is enabled
57	NC	GND	_		Not used
58	P01/RTP1	XENCE	0	لـ	"H" when PDC019 serial enable is output
59	P02/RTP2	XASYN	0	لد	ATIP frame sync "L"
60	P03/RTP3	XEXSC	0	Н	"L" when PDC019 external sync enable is output
61	P04/RTP4	sso	0	الـ	SONY servo IC command special serial data output
62	P05/RTP5	SSCK	0	Τ	SONY servo IC command special serial clock output
63	P06/RTP6	XLT	0	Н	"L" when SONY servo IC command is latched
64	P07/RTP7	RECE	0	اد	"H" when laser diode recording power is on
65	EA //pp	EA [—]	ı		Used as internal ROM mode when connected to +5V
66	Vss	GND		_	GND pin
67	P93/TMD	RAME	0	Н	"H" when external SRAM is enable
68	P92/TAS	XSVRST	0	٦	"L" when servo system IC mode control reset is output
69	P91/WR	XWR	0	Ļ	Strobe signal output for external memory write operations
70	P90/RD	XRD	0	L	Strobe signal output for external memory read operations
71	ASTB	ASTB	0		Signal which latches lower address signal for external memory access externally
72	P40/ADD	AD0	1/0		
73	P41/AD1	AD1	1/0		Data address line
74	P42/AD2	AD2	I/O		


1. "External Port"-output from PDJ006A (SERVO UCOM BOARD ASSY, IC207) (External RAM area (8000H to 8FFFH)

Pin No.	Mark	Name	1/0	Initial	Function
45	POA0	LDPW0	0	L	LSB —
46	POA1	LDPW1	0	L	
47	POA2	LDPW2	0	L	—5 bit (D/A out) recording laser power output setting
49	POA3	LDPW3	0	L	
50	POA4	LDPW4	0	L	MSB—
51	POA5	SSEL	0	L	"L" when tracking error envelope detection is reset
52	POA6	_	0	L	Not used
53	POA7	LJUMP	0	L	"H" during N track jump
54	POB0	LIN	0	L	"H" during loading close
55	POB1	LOUT	0	L	*H" during loading open
56	POB2	KOJK	0	L	Optical axis switching circuit ON/OFF
57	POB3	EECS	0	L	EEPROM data writing and reading enable output
59	POB4		0	L	Not used
60	POB5	FC_OST	0	L	Focus offset switching output. During search: L. Other than search: H
61	POB6	_	0	L	Newword
62	POB7		0	L	Not used
63	POC0	TEG0	0	L	LSB —
64	POC1	TEG1	0	L	Total de la company de la filosopa de la company de la com
65	POC2	TEG2	0	L	Tracking error amplifier gain adjustment
66	POC3	TEGM	0	L	MSB —
67	POC4	DIRC	0	н	"L" when SONY servo IC DIRC is output
69	POC5	XCDMIR	0	Н	Mirror detection circuit selection SW CDR/_CD
70	POC6	XLDON	0	Н	Laser diode OFF/ ON
71	POC7	AMUTE	0	Н	Audio final stage mute H (According to mode controller instructions) Turns mute ON during REC PAUSE, when input selector is switched, and during STOP

2. Peripheral Block Diagram (Servo Section)




3. Operating Flow Chart (1)




PDR-99, PDR-05

4. Operating Flow Chart (2)




(PLAY mode)

5. Operating Flow Chart (3)




PDR-99, PDR-05

6. Operating Flow Chart (4)



7. Timing Chart


① Timing Chart when Power On (Outlet On)



- 1) Power turns on.
- 2) XRST becomes H and reset is turned off.
- 3) After reset is turned off, wait for XPFAIL to become H.
- 4) After XPFAIL becomes H, the microprocessor starts.

 RAME becomes H, and the external SRAM is set to the enable state.
- 5) XSVRST becomes H, and servo circuit operations start.

2 Timing Chart when Power Failure




- 1) The power starts dropping and after a certain point, XPFAIL becomes L.
- 2) When XPFAIL becomes L, an internal interrupt is imposed, and the current operation mode and disc data are backed up.
- 3) At the same time, XSVRST becomes L, servo is reset, RAME is set to L, and the external SRAM is set to the disable state.
- 4) XRST then becomes L, and reset is set.


NOTE: If XRST becomes L first before RAME becomes L, the value of the backup RAM (IC352) will not be stored properly.

PDR-99, PDR-05


③ Seek Track 0
Carriage is moved to TOC area (Home position).



4 Focus ON



8. Tracking Error Gain Adjustment Flow Chart



⁽CD, CD-R optimum TEPP value—optimum STEP TEPP value)+Optimum STEP TEPP value


TEPP value of determination STEP—Optimum STEP TEPP value

85


9. Tracking Gain Adjustment Timing Chart

CD Optimum TEPP value : $2.26V \pm 0.103V$ (2.157 to 2.372V) CD-R Optimum TEPP value : $2.494V \pm 0.103V$ (2.372 to 2.649V)


1) Example of increasing gain to maximum after disc gain became low



2) Example of increasing gain after disc gain became low




3) Example of decreasing gain to minimum after disc gain became high




10. Loading Control for Turn Table

Open/Close Control and SW States

The following shows the timing chart of the loading-related input/output pins.



11. Spindle Servo Mode Selection during CD-R, STOP→PLAY→Search→STOP Operations



■ PD4591A (SERVO UCOM BOARD ASSY, IC351)

Mode Control Microcomputer

• Pin Function

Pin No.	Mark	Name	1/0	Initial	Function
1	FIP6	GRID 6	0	L	FL grid output 5
2	FIP5	GRID 5	0	L	FL grid output 6
3	FIP4	GRID 4	0	L	FL grid output 7
4	FIP3	GRID 3	0	L	FL grid output 8
5	FIP2	GRID 2	0	L	FL grid output 9
6	FIP1	GRID 1	0	L	FL grid output 10
7	FIP0	GRID 0	0	L	FL grid output 11
8	VDD	VDD	0	L	Connected to VDD
9	SCK0	RSCK	0	Н	
10	SO0	RSO	0	L	·
11	S10	RSI	1	_	Not used
12	P24	RACK	0	L	
13	P23	RREQ	0	L	,
14	SCK1	FSCK	1/0	Н	Mechanism controller, LSI serial clock
15	SO1	FSO	0	L	Mechanism controller, serial output
16	SI1	FSI	ı	_	Mechanism controller, serial input
17	RESET	XRESET	ı	L	Mode controller reset input
18	P74	LED4	0	Н	Display ON/OFF LED (L: LED ON)
19	P73	LED3	0	Н	Standby LED (L: LED ON)
20	AVSS	GND	F		Connected to GND
21	P17	XFUSE	0	Н	Mode controller serial communication currently used (L)
22	P16	_	0	L	Not used
23	P15	FSLAT	0	Н	CE for PDC020A. L: Select
24	P14	XTALOFF	0	L	XTAL ON (L), OFF (H)
25	P13	XEMP	0	н	Emphasis control. L: deemphasis
26	P12	XRST	0	L	Mechanism controller, ATIP decoder reset
27	P11	_	0	L	Not used
28	P10		0	L	Not used
29	AVDD	VDD		_	Connected to VDD
30	AVREF	VDD	_		Connected to VDD
31	P04	MODE	ı	_	Not used. L: Fixed
32	XT2		0	_	Not used
33	vss	GND	_		Connected to GND
34	X1		1	_	System oscillation 4.19MHz
35	X2		0	_	System Oscillation 4. Island
36	P37	SW1	ı	L	Mode ON/OFF (L: Fixed)
37	P36	DIP1	0	L	
38	P35	DIP2	0	L	Netwood
39	P34	DIP3	0	L	Not used
40	P33	DIP4	0	L	

Note) U: Pull-up, D: Pull-down

PDR-99, PDR-05


Pin No.	Mark	Name	1/0	Initial	Function
41	P32	MACK	0	Н	Mechanism controller communication response
42	P31	LREQ	0	Н	PDC019A CE signal
43	P30	UNLOCK	ı	_	Digital unlock detection
44	INTP3	DIGOUT	i		Digital output ON/OFF. (H: DIGITAL OUTPUT ON)
45	INTP2	XPFAIL	ļ	_	Power down detection. L:Power down
46	INTP1	MREQ	1		Mechanism controller communication request (Interrupt)
47	INTP0	REMIN	1	_	Remote control input (Interrupt)
48	IC	VPP	1	_	Connected to GND
49	P72	LED2	0	L	Not used
50	P71	LED1	0	H	REC indicator LED (L: LED ON)
51	P70	LED0	0	I	Manual track increment enable (L: LED ON)
52	VDD	VDD		_	Connected to VDD
53	P127	SCAN4	0	L	Key matrix output 4
54	P126	SCAN3	0	L	Key matrix output 3
55	P125	SCAN2	0	L	Key matrix output 2
56	P124	SCAN1	0	L	Key matrix output 1
57	P123	SCAN0	0	L	Key matrix output 0
58	P122	KEYIN3	ı		Key matrix input 3
59	P121	KEYIN2	ı		Key matrix input 2
60	P120	KEYIN1	1		Key matrix input 1
61	P117	KEYIN0	ı	_	Key matrix input 0 (Including test SW)
62	P116		0	L	
63	P115		0	L	Not used
64	P114	_	0	L	
65	P113	SEG 10	0	L	FL segment output 10
66	P112	SEG 9	0	L	FL segment output 9
67	P111	SEG 8	0	L	FL segment output 8
68	P110	SEG 7	0	L	FL segment output 7
69	P107	SEG 6	0	L	FL segment output 6
70	P106	SEG 5	0	L	FL segment output 5
_71	VLOAD	VLOAD			VLOAD
72	P105	SEG 4	0	L	FL segment output 4
73	P104	SEG 3	0	L	FL segment output 3
74	P103	SEG 2	0	L	FL segment output 2
75	P102	SEG 1	0	L	FL segment output 1
76	P101	SEG 0	0	L	FL segment output 0
77	P100	GRID 10	0	L	FL grid output 10
78	FIP9	GRID 9	0	L	FL grid output 9
79	FIP8	GRID 8	0	L	FL grid output 8
80	FIP7	GRID 7	0	L_	FL grid output 7

1. System serial communication

The mode controller performed serial communication between the mechanism controller and PDC019A (digital interface LSI) and PDC020A (FS converter LSI).

The mechanism controller also performed communication with PDC019A at the following timings.


- 1) Communication request from mechanism controller.
- (2) Mechanism/mode controller communication
- ③Communication with mode controller/PDC019A
 During this time, XFUSE is set to L and serial communication of mechanism controller is disabled.
- (4) Serial communication with mode controller/PDC020A
- ⑤Communication with mechanism controller/PDC019A



2. Communication with Mechanism Controller and Mode Controller


Communication Format

This CPU and the mechanism control CPU performed serial communication with 5 signal lines.



- FSCK Serial transmission clock (1 MHz)
- FSI/FS0 Serial data transmission line
- MREQ/MACK Handshake line

The communication timing is control by the mechanism control CPU. 13 byte data is transmitted every 13.33 to 40 ms. (Average:13.33 msec)



Communication is performed by the following procedure.


- 1 The MREQ signal becomes L as communication request from the mechanism control microprocessor.
- ②This microprocessor sets the MACK signal to L as communication enable signal.
- 3 The mechanism controller sets the MREQ signal to H after 1 byte serial transmission.
- 4 This microprocessor sets MACK to H if serial transmission has ended normally.
- (5) Hereafter (1) to (4) are repeated until the 13 byte data transmission has completed.
- ** The mechanism controller and mode controller observes the state of the other side's control line, and stops communication processing of transmission if conditions are not satisfied after a certain time.

3. Communication with digital interface LSI (PDC019A, IC301)

Communication format

Communication with the digital interface LSI is performed using four lines.

XFUSE is set to L during communication so that there are no clashes with the mechanism controller.




- FSCK Serial transmission clock (1 MHz)
- FSI/FSO Serial data transmission line
- BLREQ...... Data enable
- XFUSEL when the mode controller is using the communication line

Communication is performed in one main routine.


The communication timing is controlled by the mode controller.

No transmission is performed during communication between the mechanism controller and PDC019A.

(Command control)




(Data reading)



4. fs Converter Control


Communication is performed by 1 byte transmission only in one direction from the microprocessor to fs converter (PDC020A, IC306).

The communication format is as follows.



- FSCK Serial transmission clock (1 MHz)
- FSO Serial data transmission line
- FSLATfs converter communication enable signal


1 byte is transmitted after communication with the PDC019A LSI.



The data obtained by communication is 1 byte of LSB first.

Bit	Name	Initial	Function
D0	MKSEL	L	L: 384fs, H: 512fs
D1	FSEL1	L	L: 44.1k
D2	FSEL2	L	When FSEL=1 L: 48k, H: 32k
D3	MUTE	L	L: OFF, H: Mute
D4	STOP	L	L: PLL transmission stop, H: PLL transmission
	vco		VCO ON/OFF (H: ON) (Used together)
D5	XOPTSW	Н	OPT SW ON/OFF (L: ON)
D6	XENVCO	Н	VCO for PDC019A ON/OFF (L: ON)
D7	XTALSEL	Н	Crystal select (H: XTAL)

■ PA9004A (SERVO UCOM BOARD ASSY, IC205) **CDR SERVO AMP**



_	-	_	
	Pin	Fun	ction

Pin No.	Name	1/0	Function					
1	VDD	-	+5V pow	+5V power supply pin				
2	PWM1	1	CAV PW	A rectification	amplifier input	pin		
3	PWM2	ī	WOBBLE	CLV rectificati	on amplifier in	put pin		
4	PWM2O	0	WOBBLE	CLV rectificati	on amplifier o	utput pin	·····	
5	PWM2+	ı	WOBBLE	CLV LPF capac	city connection	pin		
6	PWM3	ı	EFM CLV	rectification ar	mplifier input p	oin		
7	PWM3O	0	EFM CLV	rectification ar	mplifier output	pin		
8	SPDL-	1	Amplifier	inversion inpu	ut pin for spind	le motor with br	ush	
9	SPDLO	0	Amplifier	output pin for	spindle motor	with brush		
10	REFV	0	Spindle r	eference voltaç	ge output pin		·····	
11	GND1	-	Ground p	in				
12	REFIN	ı	Spindle r	eference voltaç	ge input pin	· · · · · · · · · · · · · · · · · · ·		
10	CLV	,	Spindle c	ontrol mode se	etting signal in	put pin		
13	CLV	'	MODE	STOP	CAV	WOBBLECLV	FEMCLV	
		<u> </u>	CLV	L	L	Н	Н	
14	ECLV	'	ECLV	L	Н	L	Н	
15	SPDL	0	Brushless	spindle moto	r amplifier out	put pin		

PDR-99, PDR-05

16	Pin No.	Name	I/O	Function
17	16	FWREV	0	Brushless spindle motor polarity signal output pin
19	17	FGOUT	0	
20	18	VEE1	_	-4V power supply pin
21	19	FGIN	1	FG comparator input pin
22 02 I DA converter data input pin for setting LD power 23 03 I DA converter data input pin for setting LD power 24 04 I DEPWO O Voltage output pin for setting LD power 25 LDPWO O Voltage output pin for setting LD power 26 TEG0 I Data input pin for setting tracking error gain 27 TEG1 I Data input pin for setting tracking error gain 28 TEG2 I Tracking error signal input pin 30 TEO O Amplifier output pin for setting tracking error gain 31 TRKG— I Tracking error amplifier inversion input pin 32 TRKER O Tracking error amplifier output pin 33 VCC1 - 44V power supply pin 34 TEG3 I Tracking error signal level detection mute signal input pin 35 CTR I Hold capacitor connection pin for level detection 36 TEDET O Tracking error signal level detection mute signal input pin 37 BIAS I Ground pin 38 WBL1- I WOBBLE BPF amplifier 1 inversion input pin 40 WBL2- I WOBBLE BPF amplifier 2 inversion input pin 40 WBL2- I WOBBLE BPF amplifier 2 inversion input pin 41 WBLDO O WOBBLE BPF amplifier 3 output pin 42 WBL3- I WOBBLE BPF amplifier 3 output pin 43 WBL3- I WOBBLE BPF amplifier 3 output pin 44 WBLC- I WOBBLE EPF amplifier 3 output pin 45 WBLO O WOBBLE DPF amplifier 3 output pin 46 GND2 - Ground pin 47 RFB O OPC RF bottom level detection signal output pin 48 RFB+ I OPC RF top level detection signal output pin 49 RFT O OPC RF bottom level detection time-constant setting pin 50 RFT+ I OPC RF top level detection time-constant setting pin 51 RFDC I OPC RF signal input pin 52 HF I Mirror detection HF signal input pin 53 VEE2 4V power supply pin 54 CBL I Mirror detection bottom hold capacity connection pin 55 CPL I Mirror detection signal output pin 66 CDBMR1 O CDR mirror detection signal output pin 67 CDRMR1 O CDR mirror detection signal on input pin 68 CDBMRC I CDR mirror detection signal on input pin 69 RFDT- I RF detection comparator inversion input pin 60 RFBEF O RFBEF O CDR mirror detection signal on input pin	20	Q0	ı	
23	21	Q1	1	
24 04 1 25 LDPWO O Voltage output pin for setting LD power 26 TEG0 I 27 TEG1 I Data input pin for setting tracking error gain 28 TEG2 I 30 TEG2 I Tracking error signal input pin 30 TEO O Ampliffer output pin for setting tracking error gain 31 TRKG- I Tracking error amplifier inversion input pin 32 TRKER O Tracking error amplifier output pin 33 VCC1 - 4V power supply pin 34 TEG3 I Tracking error signal level detection mute signal input pin 35 CTR I Hod capacitor connection pin for level detection 36 TEDET O Tracking error signal level detection mute signal input pin 37 BIAS I Ground pin 38 WBL1- I WOBBLE BPF amplifier 1 inversion input pin 40 WBL2- I WOBBLE BPF amplifier 2 inversion input pin 41 WBL2O O WOBBLE BPF amplifier 3 inversion input pin 42 WBL3- I WOBBLE BPF amplifier 3 inversion input pin 43 WBL3O O WOBBLE BPF amplifier 3 inversion input pin 44 WBL3- I WOBBLE Comparator inversion input pin 45 WBLO O WOBBLE BPF amplifier 3 inversion input pin 46 GND2 - Ground pin 47 RFB O OPC RF bottom level detection signal output pin 48 RFB+ I OPC RF bottom level detection signal output pin 59 RFT+ I OPC RF top level detection imac-constant setting pin 50 RFT+ I OPC RF signal input pin 51 RFOPC I OPC RF top level detection firme-constant setting pin 55 CPL I Mirror detection HF signal input pin 56 CDRMR1 O CDR mirror detection peak hold capacity connection pin 59 RFDT- I RF detection comparator inversion input pin 60 RFGEF I OPC RF for level often output pin 60 RFGEF I RF detection signal output pin	22	Q2		DA converter data input pin for setting LD power
25 LDPWO O Voltage output pin for setting LD power 26 TEG9 I 27 TEG1 I Data input pin for setting tracking error gain 28 TEG2 I TEG2 I Tracking error signal input pin 30 TEO O Ampliffer output pin for setting tracking error gain 31 TRKG— I Tracking error ampliffer inversion input pin 32 TRKER O Tracking error ampliffer output pin for setting tracking error gain 33 VCC1 - 4V power supply pin 34 TEG3 I Tracking error signal level detection mute signal input pin 35 CTR I Hold capacitor connection pin for level detection 36 TEDET O Tracking error signal level detection input pin 37 BIAS I Ground pin 38 WBL1- I WOBBLE BPF amplifier 1 inversion input pin 40 WBL2- I WOBBLE BPF amplifier 2 output pin 41 WBL2O O WOBBLE BPF amplifier 2 inversion input pin 42 WBL3- I WOBBLE BPF amplifier 3 inversion input pin 43 WBL3- I WOBBLE BPF amplifier 3 output pin 44 WBL3- I WOBBLE BPF amplifier 3 output pin 45 WBL3- I WOBBLE BPF amplifier 3 output pin 46 GND2 - Ground pin 47 RFB O OPC RF top level detection signal output pin 48 RFB+ I OPC RF bottom level detection signal output pin 59 RFT- O OPC RF top level detection signal output pin 50 RFT+ I OPC RF signal input pin 51 RFOPC I OPC RF signal input pin 52 LFF I Mirror detection HF signal input pin 53 VEE24V power supply pin 54 CDRMR1 O CDR mirror detection signal output pin 55 CPL I Mirror detection signal output pin 56 CDRMR1 O CDR mirror detection signal input pin 57 CDRMR2 I CDR mirror detection signal input pin 58 CDRMRC I CDR mirror detection signal input pin 60 RFREF I RF detection comparator non-inversion input pin 61 RFDET O RF detection signal input pin	23	O3		
26 TEG0 1 27 TEG1 1 28 TEG2 1 29 TE 1 Tracking error signal input pin 30 TEO 0 Amplifier output pin for setting tracking error gain 31 TRKG- 1 Tracking error amplifier inversion input pin 32 TRKER 0 Tracking error amplifier output pin 33 VCC1 - 44 Power supply pin 34 TEG3 1 Tracking error signal level detection mute signal input pin 35 CTR 1 Hold capacitor connection pin for level detection 36 TEDET 0 Tracking error signal level detection mute signal input pin 37 BIAS 1 Ground pin 38 WBL1- 1 WOBBLE BPF amplifier 1 inversion input pin 39 WBL10 0 WOBBLE BPF amplifier 1 inversion input pin 40 WBL2- 1 WOBBLE BPF amplifier 2 inversion input pin 41 WBL2O 0 WOBBLE BPF amplifier 3 inversion input pin 42 WBL3- 1 WOBBLE BPF amplifier 3 output pin 43 WBL3O 0 WOBBLE BPF amplifier 3 output pin 44 WBLC- 1 WOBBLE BPF amplifier 3 output pin 45 WBLO 0 WOBBLE BPF amplifier 3 output pin 46 GND2 - Ground pin 47 RFB 0 OPC RF bottom level detection signal output pin 48 RFF+ 1 OPC RF bottom level detection signal output pin 50 RFT+ 1 OPC RF bottom level detection signal output pin 51 RFOPC 1 OPC RF signal input pin 52 HF 1 Mirror detection bettom HF signal input pin 53 VEE2 -44 power supply pin 54 CBL 1 Mirror detection bettom hold capacity connection pin 55 CPL 1 Mirror detection signal output pin 56 CDRMR1 CDR mirror comparator inversion input pin 57 CDRMR2 CDR mirror detection signal output pin 58 CDRMRC 1 CDR mirror detection signal output pin 59 RFDT- 1 RF detection comparator inversion input pin 60 RFREF 1 RF detection signal output pin	24	Q4	1 1	
TeG1	25	LDPWO	0	Voltage output pin for setting LD power
TEG1	26	TEG0		
28 TEG2 I 29 TE I Tracking error signal input pin 30 TEO O Amplifier output pin for setting tracking error gain 31 TRKG- I Tracking error amplifier inversion input pin 32 TRKER O Tracking error amplifier output pin 33 VCC1 - +4V power supply pin 34 TEG3 I Tracking error signal level detection mute signal input pin 35 CTR I Hold capacitor connection pin for level detection 36 TEDET O Tracking error signal level detection signal output pin 37 BIAS I Ground pin 38 WBL1- I WOBBLE BPF amplifier 1 inversion input pin 40 WBL2- I WOBBLE BPF amplifier 1 output pin 40 WBL2- I WOBBLE BPF amplifier 2 output pin 41 WBL2O O WOBBLE BPF amplifier 2 output pin 42 WBL3- I WOBBLE BPF amplifier 3 output pin 43 WBL3O O WOBBLE BPF amplifier 3 output pin 44 WBLC- I WOBBLE BPF amplifier 3 output pin 45 WBLO O WOBBLE BPF amplifier 3 output pin 46 GND2 - Ground pin 47 RFB O OPC RF bottom level detection signal output pin 48 RFB- I OPC RF bottom level detection signal output pin 49 RFT O OPC RF bottom level detection signal output pin 50 RFT- I OPC RF signal input pin 51 RFOPC I OPC RF signal input pin 52 HF I Mirror detection HF signal input pin 53 VEE24V power supply pin 54 CBL I Mirror detection bottom hold capacity connection pin 55 CPL I Mirror detection signal output pin 56 CDRMR1 O CDR mirror detection signal output pin 57 CDRMR2 I CDR mirror detection signal output pin 58 CDRMRC I CDR mirror detection signal output pin 60 RFREF I RF detection comparator non-inversion input pin 61 RFOET O RF detection signal output pin	27	TEG1	1	Data input pin for setting tracking error gain
TE I Tracking error signal input pin TEO O Amplifier output pin for setting tracking error gain TENGER I Tracking error amplifier inversion input pin TENGER O Tracking error amplifier output pin TEGS I Tracking error amplifier output pin TEGS I Tracking error amplifier output pin TEGS I Tracking error signal level detection mute signal input pin TEGS I Tracking error signal level detection mute signal input pin TEGS I Hold capacitor connection pin for level detection TEGS I Hold capacitor connection pin for level detection TEGS I Ground pin TEGS I Ground pin TEGS I Hold capacitor connection pin for level detection TEGS I Ground pin TEGS I Hold capacitor connection pin for level detection TEGS I Ground pin TEGS I Hold capacitor connection pin for level detection TEGS I Ground pin TEGS I Hold capacitor connection pin for level detection TEGS I Ground pin TEGS I HOLD CAPACITOR			 	
TEO O Amplifier output pin for setting tracking error gain TRKG- I Tracking error amplifier inversion input pin TRKG- I Tracking error amplifier output pin TEG3 I Tracking error signal level detection mute signal input pin TEG3 I Tracking error signal level detection mute signal input pin TEG3 I Tracking error signal level detection mute signal input pin TEDET O Tracking error signal level detection signal output pin TEDET O Tracking error signal level detection signal output pin TEDET O Tracking error signal level detection signal output pin TEDET O Tracking error signal level detection signal output pin TEDET O Tracking error signal level detection signal output pin TEDET O Tracking error signal level detection signal output pin TEDET O TRACKING ERP amplifier 1 inversion input pin WBL1- I WOBBLE BPF amplifier 2 inversion input pin WBL2- I WOBBLE BPF amplifier 2 output pin WBL2- I WOBBLE BPF amplifier 3 output pin WBL3- I WOBBLE BPF amplifier 3 output pin WBL3- I WOBBLE BPF amplifier 3 output pin WBL3- I WOBBLE ERPF amplifier 3 output pin WBL0- I WOBBLE ERPF amplifier 3 output pin WBL0- I WOBBLE ERPF amplifier 3 output pin TEDET O OPC RF bottom level detection signal output pin TEDET O OPC RF iop level detection time-constant setting pin TEDET O OPC RF iop level detection time-constant setting pin TEDET O OPC RF signal input pin TEDET O OPC RF signal output pin TEDET O OPC RF signal input pin TEDET O RF detection comparator non-inversion input pin TEDET O RF detection signal output pin		TE	1	Tracking error signal input pin
TRKG- I Tracking error amplifier inversion input pin 32 TRKER O Tracking error amplifier output pin 33 VCC1 - 44V power supply pin 34 TEG3 I Tracking error signal level detection mute signal input pin 35 CTR I Hold capacitor connection pin for level detection 36 TEDET O Tracking error signal level detection signal output pin 37 BIAS I Ground pin 38 WBL1- I WOBBLE BPF amplifier 1 inversion input pin 39 WBL10 O WOBBLE BPF amplifier 1 output pin 40 WBL2- I WOBBLE BPF amplifier 2 output pin 41 WBL2O O WOBBLE BPF amplifier 2 output pin 42 WBL3- I WOBBLE BPF amplifier 3 inversion input pin 43 WBL30 O WOBBLE BPF amplifier 3 output pin 44 WBLC- I WOBBLE BPF amplifier 3 output pin 45 WBL0 O WOBBLE Comparator inversion input pin 46 GND2 - Ground pin 47 RFB O OPC RF bottom level detection signal output pin 48 RFB+ I OPC RF bottom level detection signal output pin 49 RFT O OPC RF top level detection signal output pin 50 RFT+ I OPC RF top level detection fime-constant setting pin 51 RFOPC I OPC RF signal input pin 52 HF I Mirror detection HF signal input pin 53 VEE24V power supply pin 54 CBL I Mirror detection pak hold capacity connection pin 55 CPL I Mirror detection signal output pin 56 CDRMR1 O CDR mirror detection signal output pin 57 CDRMS2 I CDR mirror detection signal input pin 58 CDRMRC I CDR mirror comparator non-inversion input pin 60 RFREF I RF detection comparator non-inversion input pin 61 RFDET O RF detection signal output pin			0	
TRKER O Tracking error amplifier output pin 33 VCC1 - +4V power supply pin 34 TEG3 I Tracking error signal level detection mute signal input pin 35 CTR I Hold capacitor connection pin for level detection 36 TEDET O Tracking error signal level detection signal output pin 37 BIAS I Ground pin 38 WBL1- I WOBBLE BPF amplifier 1 inversion input pin 39 WBL10 O WOBBLE BPF amplifier 2 inversion input pin 40 WBL2- I WOBBLE BPF amplifier 2 output pin 41 WBL20 O WOBBLE BPF amplifier 2 output pin 42 WBL3- I WOBBLE BPF amplifier 3 output pin 43 WBL30 O WOBBLE BPF amplifier 3 output pin 44 WBLC- I WOBBLE BPF amplifier 3 output pin 45 WBL0 O WOBBLE Comparator inversion input pin 46 GND2 - Ground pin 47 RFB O OPC RF bottom level detection signal output pin 48 RFB+ I OPC RF bottom level detection time-constant setting pin 49 RFT O OPC RF top level detection time-constant setting pin 50 RFT+ I OPC RF signal input pin 51 RFOPC I OPC RF signal input pin 52 HF I Mirror detection HF signal input pin 53 VEE24V power supply pin 54 CBL I Mirror detection between the signal output pin 55 CPL I Mirror detection between the signal output pin 56 CDRMR1 O CDR mirror detection signal output pin 57 CDRMR2 I CDR mirror detection signal output pin 58 CDRMRC I CDR mirror comparator non-inversion input pin 59 RFDT- I RF detection comparator non-inversion input pin 60 RFREF I RF detection comparator non-inversion input pin 61 RFDET O RF detection signal output pin		···	+	
33 VCC1 - +4V power supply pin 34 TEG3 Tracking error signal level detection mute signal input pin 35 CTR Hold capacitor connection pin for level detection 36 TEDET O Tracking error signal level detection signal output pin 37 BIAS Ground pin 38 WBL1- WOBBLE BPF amplifier 1 inversion input pin 39 WBL10 O WOBBLE BPF amplifier 1 output pin 40 WBL2- WOBBLE BPF amplifier 2 inversion input pin 41 WBL20 O WOBBLE BPF amplifier 2 output pin 42 WBL3- I WOBBLE BPF amplifier 3 output pin 43 WBL30 O WOBBLE BPF amplifier 3 output pin 44 WBLC- I WOBBLE BPF amplifier 3 output pin 45 WBL0 O WOBBLE Comparator inversion input pin 46 GND2 Ground pin 47 RFB O OPC RF bottom level detection signal output pin 48 RFB+ I OPC RF bottom level detection time-constant setting pin 49 RFT O OPC RF top level detection time-constant setting pin 50 RFT+ OPC RF top level detection time-constant setting pin 51 RFOPC I OPC RF signal input pin 52 HF Mirror detection HF signal input pin 53 VEE2 4V power supply pin 54 CBL I Mirror detection bottom hold capacity connection pin 55 CPL Mirror detection bottom hold capacity connection pin 56 CDRMR1 O CDR mirror detection signal output pin 57 CDRMR2 I CDR mirror detection signal output pin 58 CPRMRC CDR mirror detection pon-inversion input pin 60 RFREF RF detection comparator non-inversion input pin 61 RFDET O RF detection signal output pin 61 RFDET O RF detection signal output pin			0	
TEG3 I Tracking error signal level detection mute signal input pin Tracking error signal level detection mute signal input pin Tracking error signal level detection Tracking error signal level detection signal output pin Tracking error signal level detection mute signal input pin Tracking error signal level detection mute signal input pin Tracking error signal level detection mute signal input pin Tracking error signal level detection mute signal output pin Tracking error signal level detection signal output pin Tracking error signal level detection signal output pin Tracking error signal level detection time-constant setting pin Tracking error signal level detection time-constant setting pin Tracking error signal level detection time-constant setting pin Tracking error signal input pin Tracking error signal level detection time-constant setting pin Tracking error signal input pin			 	
35 CTR				
Tracking error signal level detection signal output pin BIAS I Ground pin WBL1- I WOBBLE BPF amplifier 1 inversion input pin WBL10 O WOBBLE BPF amplifier 1 output pin WBL2- I WOBBLE BPF amplifier 2 output pin WBL2- I WOBBLE BPF amplifier 2 output pin WBL3- I WOBBLE BPF amplifier 3 output pin WBL3- I WOBBLE Comparator inversion input pin WBL3- I WOBBLE Comparator output pin WBL3- I OPC RF bottom level detection signal output pin WBL3- I OPC RF bottom level detection time-constant setting pin DPC RF top level detection time-constant setting pin MIT OPC RF signal input pin MIT OPC RF signal input pin MIT OPC RF signal input pin MIT OPC RF top level detection bottom hold capacity connection pin MIT OPC RF signal input pin MIT OPC RF comparator non-inversion input pin MIT OPC RF detection signal output pin RF CDRMR2 I CDR mitror detection signal output pin RF CDRMRC I CDR mitror comparator non-inversion input pin RF Getection comparator inversion input pin RF Getection comparator non-inversion input pin RF Getection signal output pin			1	
37 BIAS I Ground pin 38 WBL1- I WOBBLE BPF amplifier 1 inversion input pin 39 WBL10 O WOBBLE BPF amplifier 1 output pin 40 WBL2- I WOBBLE BPF amplifier 2 inversion input pin 41 WBL20 O WOBBLE BPF amplifier 2 output pin 42 WBL3- I WOBBLE BPF amplifier 3 inversion input pin 43 WBL30 O WOBBLE BPF amplifier 3 output pin 44 WBLC- I WOBBLE BPF amplifier 3 output pin 45 WBL0 O WOBBLE EPP amplifier 3 output pin 46 GND2 - Ground pin 47 RFB O OPC RF bottom level detection signal output pin 48 RFB+ I OPC RF bottom level detection time-constant setting pin 49 RFT O OPC RF top level detection time-constant setting pin 50 RFT+ I OPC RF top level detection time-constant setting pin 51 RFOPC I OPC RF signal input pin 52 HF I Mirror detection HF signal input pin 53 VEE24V power supply pin 54 CBL I Mirror detection bottom hold capacity connection pin 55 CPL I Mirror detection signal output pin 57 CDRMR1 O CDR mirror detection signal input pin 58 CDRMR1 O CDR mirror detection signal input pin 59 RFDT- I RF detection comparator non-inversion input pin 60 RFREF I RF detection comparator non-inversion input pin 61 RFDET O RF detection signal output pin			0	
WBL1-		-	 	
39 WBL10 O WOBBLE BPF amplifier 1 output pin 40 WBL2- I WOBBLE BPF amplifier 2 inversion input pin 41 WBL20 O WOBBLE BPF amplifier 2 output pin 42 WBL3- I WOBBLE BPF amplifier 3 inversion input pin 43 WBL30 O WOBBLE BPF amplifier 3 output pin 44 WBLC- I WOBBLE comparator inversion input pin 45 WBL0 O WOBBLE comparator output pin 46 GND2 - Ground pin 47 RFB O OPC RF bottom level detection signal output pin 48 RFB+ I OPC RF bottom level detection time-constant setting pin 49 RFT O OPC RF top level detection signal output pin 50 RFT+ I OPC RF top level detection time-constant setting pin 51 RFOPC I OPC RF top level detection time-constant setting pin 52 HF I Mirror detection HF signal input pin 53 VEE2 - -4V power supply pin 54 CBL I Mirror detection bottom hold capacity connec		•	 	
40 WBL2- I WOBBLE BPF amplifier 2 inversion input pin 41 WBL2O O WOBBLE BPF amplifier 2 output pin 42 WBL3- I WOBBLE BPF amplifier 3 inversion input pin 43 WBL3O O WOBBLE BPF amplifier 3 output pin 44 WBLC- I WOBBLE Comparator inversion input pin 45 WBLO O WOBBLE comparator output pin 46 GND2 - Ground pin 47 RFB O OPC RF bottom level detection signal output pin 48 RFB+ I OPC RF bottom level detection time-constant setting pin 49 RFT O OPC RF top level detection time-constant setting pin 50 RFT+ I OPC RF top level detection time-constant setting pin 51 RFOPC I OPC RF signal input pin 52 HF I Mirror detection HF signal input pin 53 VEE24V power supply pin 54 CBL I Mirror detection bottom hold capacity connection pin 55 CPL I Mirror detection signal output pin 57 CDRMR1 O CDR mirror detection signal input pin 58 CDRMR1 O CDR mirror detection signal input pin 59 RFDT- I RF detection comparator non-inversion input pin 60 RFREF I RF detection comparator non-inversion input pin 61 RFDET O RF detection signal output pin			0	
41 WBL2O O WOBBLE BPF amplifier 2 output pin 42 WBL3- I WOBBLE BPF amplifier 3 inversion input pin 43 WBL3O O WOBBLE BPF amplifier 3 output pin 44 WBLC- I WOBBLE comparator inversion input pin 45 WBLO O WOBBLE comparator output pin 46 GND2 - Ground pin 47 RFB O OPC RF bottom level detection signal output pin 48 RFB+ I OPC RF bottom level detection time-constant setting pin 49 RFT O OPC RF top level detection signal output pin 50 RFT+ I OPC RF top level detection time-constant setting pin 51 RFOPC I OPC RF signal input pin 52 HF I Mirror detection HF signal input pin 53 VEE24V power supply pin 54 CBL I Mirror detection bottom hold capacity connection pin 55 CPL I Mirror detection signal output pin 57 CDRMR1 O CDR mirror detection signal output pin 58 CDRMRC I CDR mirror comparator non-inversion input pin 59 RFDT- I RF detection comparator inversion input pin 60 RFREF I RF detection signal output pin 61 RFDET O RF detection signal output pin 62 XCD I Mirror selection signal input pin			-	
42 WBL3- I WOBBLE BPF amplifier 3 inversion input pin 43 WBL3O O WOBBLE BPF amplifier 3 output pin 44 WBLC- I WOBBLE comparator inversion input pin 45 WBLO O WOBBLE comparator output pin 46 GND2 - Ground pin 47 RFB O OPC RF bottom level detection signal output pin 48 RFB+ I OPC RF bottom level detection time-constant setting pin 49 RFT O OPC RF top level detection time-constant setting pin 50 RFT+ I OPC RF top level detection time-constant setting pin 51 RFOPC I OPC RF signal input pin 52 HF I Mirror detection HF signal input pin 53 VEE24V power supply pin 54 CBL I Mirror detection bottom hold capacity connection pin 55 CPL I Mirror detection signal output pin 57 CDRMR1 O CDR mirror detection signal output pin 58 CDRMRC I CDR mirror comparator non-inversion input pin 59 RFDT- I RF detection comparator inversion input pin 60 RFREF I RF detection signal output pin 61 RFDET O RF detection signal output pin			0	
43 WBL3O O WOBBLE BPF amplifier 3 output pin 44 WBLC- I WOBBLE comparator inversion input pin 45 WBLO O WOBBLE comparator output pin 46 GND2 - Ground pin 47 RFB O OPC RF bottom level detection signal output pin 48 RFB+ I OPC RF bottom level detection time-constant setting pin 49 RFT O OPC RF top level detection signal output pin 50 RFT+ I OPC RF top level detection time-constant setting pin 51 RFOPC I OPC RF signal input pin 52 HF I Mirror detection HF signal input pin 53 VEE24V power supply pin 54 CBL I Mirror detection bottom hold capacity connection pin 55 CPL I Mirror detection signal output pin 57 CDRMR1 O CDR mirror detection signal output pin 58 CDRMRC I CDR mirror comparator non-inversion input pin 59 RFDT- I RF detection comparator inversion input pin 60 RFREF I RF detection signal output pin 61 RFDET O RF detection signal input pin			1	
44 WBLC- I WOBBLE comparator inversion input pin 45 WBLO O WOBBLE comparator output pin 46 GND2 - Ground pin 47 RFB O OPC RF bottom level detection signal output pin 48 RFB+ I OPC RF bottom level detection time-constant setting pin 49 RFT O OPC RF top level detection signal output pin 50 RFT+ I OPC RF top level detection time-constant setting pin 51 RFOPC I OPC RF signal input pin 52 HF I Mirror detection HF signal input pin 53 VEE24V power supply pin 54 CBL I Mirror detection bottom hold capacity connection pin 55 CPL I Mirror detection peak hold capacity connection pin 56 CDRMR1 O CDR mirror detection signal output pin 57 CDRMR2 I CDR mirror detection signal input pin 58 CDRMRC I CDR mirror comparator non-inversion input pin 60 RFREF I RF detection comparator non-inversion input pin 61 RFDET O RF detection signal output pin 62 XCD I Mirror selection signal input pin			0	
45 WBLO O WOBBLE comparator output pin 46 GND2 — Ground pin 47 RFB O OPC RF bottom level detection signal output pin 48 RFB+ I OPC RF bottom level detection time-constant setting pin 49 RFT O OPC RF top level detection signal output pin 50 RFT+ I OPC RF top level detection time-constant setting pin 51 RFOPC I OPC RF signal input pin 52 HF I Mirror detection HF signal input pin 53 VEE2 — -4V power supply pin 54 CBL I Mirror detection bottom hold capacity connection pin 55 CPL I Mirror detection signal output pin 56 CDRMR1 O CDR mirror detection signal output pin 57 CDRMR2 I CDR mirror detection signal input pin 58 CDRMRC I CDR mirror comparator non-inversion input pin 59 RFDT- I RF detection comparator inversion input pin 60 RFREF I RF detection signal output pin 61 RFDET O RF detection signal output pin				
46 GND2 - Ground pin 47 RFB O OPC RF bottom level detection signal output pin 48 RFB+ I OPC RF bottom level detection time-constant setting pin 49 RFT O OPC RF top level detection signal output pin 50 RFT+ I OPC RF top level detection time-constant setting pin 51 RFOPC I OPC RF signal input pin 52 HF I Mirror detection HF signal input pin 53 VEE24V power supply pin 54 CBL I Mirror detection bottom hold capacity connection pin 55 CPL I Mirror detection peak hold capacity connection pin 56 CDRMR1 O CDR mirror detection signal output pin 57 CDRMR2 I CDR mirror comparator non-inversion input pin 58 RFDT- I RF detection comparator inversion input pin 60 RFREF I RF detection comparator non-inversion input pin 61 RFDET O RF detection signal output pin			0	
47 RFB O OPC RF bottom level detection signal output pin 48 RFB+ I OPC RF bottom level detection time-constant setting pin 49 RFT O OPC RF top level detection signal output pin 50 RFT+ I OPC RF top level detection time-constant setting pin 51 RFOPC I OPC RF signal input pin 52 HF I Mirror detection HF signal input pin 53 VEE24V power supply pin 54 CBL I Mirror detection bottom hold capacity connection pin 55 CPL I Mirror detection peak hold capacity connection pin 56 CDRMR1 O CDR mirror detection signal output pin 57 CDRMR2 I CDR mirror detection signal input pin 58 CDRMRC I CDR mirror comparator non-inversion input pin 59 RFDT- I RF detection comparator inversion input pin 60 RFREF I RF detection signal output pin 61 RFDET O RF detection signal output pin			_	
48 RFB+ I OPC RF bottom level detection time-constant setting pin 49 RFT O OPC RF top level detection signal output pin 50 RFT+ I OPC RF top level detection time-constant setting pin 51 RFOPC I OPC RF signal input pin 52 HF I Mirror detection HF signal input pin 53 VEE24V power supply pin 54 CBL I Mirror detection bottom hold capacity connection pin 55 CPL I Mirror detection peak hold capacity connection pin 56 CDRMR1 O CDR mirror detection signal output pin 57 CDRMR2 I CDR mirror detection signal input pin 58 CDRMRC I CDR mirror comparator non-inversion input pin 59 RFDT- I RF detection comparator inversion input pin 60 RFREF I RF detection signal output pin 61 RFDET O RF detection signal output pin			0	
49 RFT O OPC RF top level detection signal output pin 50 RFT+ I OPC RF top level detection time-constant setting pin 51 RFOPC I OPC RF signal input pin 52 HF I Mirror detection HF signal input pin 53 VEE24V power supply pin 54 CBL I Mirror detection bottom hold capacity connection pin 55 CPL I Mirror detection peak hold capacity connection pin 56 CDRMR1 O CDR mirror detection signal output pin 57 CDRMR2 I CDR mirror detection signal input pin 58 CDRMRC I CDR mirror comparator non-inversion input pin 59 RFDT- I RF detection comparator inversion input pin 60 RFREF I RF detection signal output pin 61 RFDET O RF detection signal output pin	+		 	
50 RFT+ I OPC RF top level detection time-constant setting pin 51 RFOPC I OPC RF signal input pin 52 HF I Mirror detection HF signal input pin 53 VEE24V power supply pin 54 CBL I Mirror detection bottom hold capacity connection pin 55 CPL I Mirror detection peak hold capacity connection pin 56 CDRMR1 O CDR mirror detection signal output pin 57 CDRMR2 I CDR mirror detection signal input pin 58 CDRMRC I CDR mirror comparator non-inversion input pin 59 RFDT- I RF detection comparator inversion input pin 60 RFREF I RF detection signal output pin 61 RFDET O RF detection signal output pin 62 XCD I Mirror selection signal input pin			 -	
51 RFOPC I OPC RF signal input pin 52 HF I Mirror detection HF signal input pin 53 VEE24V power supply pin 54 CBL I Mirror detection bottom hold capacity connection pin 55 CPL I Mirror detection peak hold capacity connection pin 56 CDRMR1 O CDR mirror detection signal output pin 57 CDRMR2 I CDR mirror detection signal input pin 58 CDRMRC I CDR mirror comparator non-inversion input pin 59 RFDT- I RF detection comparator inversion input pin 60 RFREF I RF detection comparator non-inversion input pin 61 RFDET O RF detection signal output pin 62 XCD I Mirror selection signal input pin			 	
52 HF I Mirror detection HF signal input pin 53 VEE24V power supply pin 54 CBL I Mirror detection bottom hold capacity connection pin 55 CPL I Mirror detection peak hold capacity connection pin 56 CDRMR1 O CDR mirror detection signal output pin 57 CDRMR2 I CDR mirror detection signal input pin 58 CDRMRC I CDR mirror comparator non-inversion input pin 59 RFDT- I RF detection comparator inversion input pin 60 RFREF I RF detection comparator non-inversion input pin 61 RFDET O RF detection signal output pin 62 XCD I Mirror selection signal input pin				
53 VEE24V power supply pin 54 CBL I Mirror detection bottom hold capacity connection pin 55 CPL I Mirror detection peak hold capacity connection pin 56 CDRMR1 O CDR mirror detection signal output pin 57 CDRMR2 I CDR mirror detection signal input pin 58 CDRMRC I CDR mirror comparator non-inversion input pin 59 RFDT- I RF detection comparator inversion input pin 60 RFREF I RF detection comparator non-inversion input pin 61 RFDET O RF detection signal output pin 62 XCD I Mirror selection signal input pin				
54 CBL I Mirror detection bottom hold capacity connection pin 55 CPL I Mirror detection peak hold capacity connection pin 56 CDRMR1 O CDR mirror detection signal output pin 57 CDRMR2 I CDR mirror detection signal input pin 58 CDRMRC I CDR mirror comparator non-inversion input pin 59 RFDT- I RF detection comparator inversion input pin 60 RFREF I RF detection comparator non-inversion input pin 61 RFDET O RF detection signal output pin 62 XCD I Mirror selection signal input pin		- '		
55 CPL I Mirror detection peak hold capacity connection pin 56 CDRMR1 O CDR mirror detection signal output pin 57 CDRMR2 I CDR mirror detection signal input pin 58 CDRMRC I CDR mirror comparator non-inversion input pin 59 RFDT- I RF detection comparator inversion input pin 60 RFREF I RF detection comparator non-inversion input pin 61 RFDET O RF detection signal output pin 62 XCD I Mirror selection signal input pin			 	
56 CDRMR1 O CDR mirror detection signal output pin 57 CDRMR2 I CDR mirror detection signal input pin 58 CDRMRC I CDR mirror comparator non-inversion input pin 59 RFDT- I RF detection comparator inversion input pin 60 RFREF I RF detection comparator non-inversion input pin 61 RFDET O RF detection signal output pin 62 XCD I Mirror selection signal input pin				
57 CDRMR2 I CDR mirror detection signal input pin 58 CDRMRC I CDR mirror comparator non-inversion input pin 59 RFDT- I RF detection comparator inversion input pin 60 RFREF I RF detection comparator non-inversion input pin 61 RFDET O RF detection signal output pin 62 XCD I Mirror selection signal input pin			0	
58 CDRMRC I CDR mirror comparator non-inversion input pin 59 RFDT- I RF detection comparator inversion input pin 60 RFREF I RF detection comparator non-inversion input pin 61 RFDET O RF detection signal output pin 62 XCD I Mirror selection signal input pin			 	
59 RFDT- I RF detection comparator inversion input pin 60 RFREF I RF detection comparator non-inversion input pin 61 RFDET O RF detection signal output pin 62 XCD I Mirror selection signal input pin		· · · · · · · · · · · · · · · · · · ·	 	
60 RFREF I RF detection comparator non-inversion input pin 61 RFDET O RF detection signal output pin 62 XCD I Mirror selection signal input pin			,	
61 RFDET O RF detection signal output pin 62 XCD I Mirror selection signal input pin			 	
62 XCD I Mirror selection signal input pin			0	
	62	· · · · · · · · · · · · · · · · · · ·	ı	Mirror selection signal input pin
OS William O William Signal output pin	63	MIRR	0	Mirror signal output pin
64 VCC2 - +4V power supply pin	64	VCC2	-	+4V power supply pin

■ PDJ006A (SERVO UCOM BOARD ASSY, IC207) ATIP DECODER

• Pin Function


Pin No.	Name	1/0	Function
1	WBL	ı	WOBBLE signal input pin
2	FSK	0	FSK demodulation signal output pin
3	SBSY	ı	Subcode sync signal input pin
4	MDP	0	CLV servo MDP output pin
5	SPSEL	1	CPU interface mode selection signal input pin. H : Serial. L : Parallel
6	ASYNC	0	ATIP sync output pin
7	ACK	1	Serial interface clock input pin
8	GND	_	Ground pin
9	AOUTPE	1	Serial mode data read enable input pin
10	AOUT	0	Serial mode data output pin
11	AINPE	ı	Serial mode data write enable input pin
12	AIN	1	Serial mode data input pin
13	XCK	1	Master clock input pin
14	XSRST		System reset input pin. L : reset
15	SIOK	0	Special information standby flag output pin. H: Special information readable. L : Not readable
16	CRCOK	0	CRC calculation results output pin. H : CRCOK. L : CRCNG
17	RPOTECT	0	ATIP sync protection state output pin. H : Protected. L : Not protected.
18	vcc		+5V power supply pin
19	N. C.	_	Not connected
20	XADSEL	1	Address decoder start address setting strobe input pin
21	XWE	1	Parallel mode data write enable input pin
22	XRE	1	Parallel mode data read enable input pin
23	SYA0	1	
24	SYA1	1	
25	SYA2		Parallel mode address bus input pin
26	SYA3		
27	SYA12	1	·
28	GND	-	Ground pin
29	SYA13	1	
30	SYA14	ı	Parallel mode address bus input pin
31	SYA15	1	
32	SYD0	1/0	
33	SYD1	1/0	
34	SYD2	1/0	1
35	SYD3	1/0	Parallel mode data bus input/output pin
36	SYD4	1/0	1
37	SYD5	1/0	1
38	vcc	-	+5V power supply pin
39	SYD6	1/0	D. Wallanda data has issue/a state size
40	SYD7	1/0	Parallel mode data bus input/output pin

PDR-99, PDR-05

Pin No.	Name	I/O	Function		
41	XCE0	0			
42	XCE1	0			
43	XCE2	0	Chip select output pin		
44	XCE3	0			
45	POA0	1/0			
46	POA1	1/0	General register A parallel output pin		
47	POA2	1/0			
48	GND	_	Ground pin		
49	POA3	1/0			
50	POA4	1/0			
51	POA5	1/0	General register A parallel output pin		
52	POA6	I/O			
53	POA7	I/O	·		
54	POB0	0			
55	POB1	0	General register B parallel output pin		
56	POB2	0			
57	POB3	0			
58	VCC	-	+5V power supply pin		
59	POB4	0	General register B parallel output pin		
60	POB5	0			
61	POB6	0	General register B paranel output pin		
62	POB7	0			
63	POC0	0			
64	POC1	0			
65	POC2	0	General register C parallel output pin		
66	POC3	0			
67	POC4	0			
68	GND	-	Ground pin		
69	POC5	0			
70	POC6	0	General register C parallel output pin		
71	POC7	0			
72	TESTB	1			
73	TEST	1			
74	TEST0	1	For tests		
75	TEST1	1	1.01.0303		
76	TEST2	ı			
77	TEST3	l			
78	vcc	-	+5V power supply pin		
79	TEST4	1	For tests		
80	N. C.		Not connected		

■ (SERVO UCOM BOARD ASSY, IC360) 64×16 BIT EEPROM

Block Diagram



• Pin Function

Pin No.	Name	1/0	Function	
1	N. C.	-	Not connected	
2	Vcc	-	Power supply pin	
3	cs	1	Chip select input pin	
4	SK	1	Serial clock input pin	
5	DI	ı	Start bit, ope-code, address, serial data input pin	4
6	DO	0	Serial data output. READY/XBUSY internal state display output	
7	GND	-	Ground pin	
8	N. C.	-	Not connected	

PDR-99, PDR-05

■ PDC020A (AUDIO DIGITAL BOARD ASSY, IC306) FS CONVERTER


• Pin Function

Name	I/O	Function
MKSEL	1	Digital filter master clock selection signal input pin. H : 512fs L : 384 fs
INITB	1	System reset input pin. L : Reset
MCK1	ı	Digital filter master clock input pin
BCLKI	ı	Bit clock input pin
WCLKI	ı	Word clock input pin
DGND	-	Ground pin
DVDD	_	+5V power supply pin
LRCKI	1	LR clock input pin
DATAI	ı	Audio data input pin
ССВ	i	CPU interface method selection signal input pin. H : Sanyo CCB format. L : General serial format
SPSEL	ı	Mode setting selection signal input pin. H:Parallel. L:Serial
CE	1	CPU interface chip enable signal input pin
CL	1	CPU interface data transfer clock input pin
DI	ı	CPU interface data input pin
DO7	0	
DO6	0	CPU interface input data serial/parallel conversion output pin
DO5	0	
DGND	-	Ground pin
DVDD	-	+5V power supply pin
DO4	0	
DO3	0	
DO2	0	CPU interface input data serial/parallel conversion output pin
DO1	0	
DO0	0	
DATAO	0	Audio data output pin
LRCKO	0	LR clock output pin
WCLKO	0	Word clock output pin
BCLKO	0	Bit clock output pin
DGND	-	Ground pin
N. C.	_	Not connected
AGND	_	Analog ground pin
vco	0	PLL low pass filter pin
VIN	ŀ	VCO freerunning oscillation setting input pin
R	1	VCO oscillation band adjustment input pin
STOP	ı	VCO oscillation stop signal input pin. H : Oscillation. L : Oscillation stops
UNLK	0	Lock state monitor signal output pin. H : Unlock. L : Lock
MCK2	1/0	FS converter section master clock input/output pin
IOSEL	1	MCK2 I/O selection signal input pin. H : Output. L : Input
AVDD	_	Analog power supply pin
MUTE		Mute control signal input pin. H : Soft mute. L : Off
	MKSEL INITB MCK1 BCLKI WCLKI DGND DVDD LRCKI DATAI CCB SPSEL CE CL DI DO7 DO6 DO5 DGND DVDD DVDD DO4 DO3 DO2 DO1 DO0 DATAO LRCKO WCLKO BCLKO DGND N. C. AGND VCO VIN R STOP UNLK MCK2 IOSEL AVDD	MKSEL I INITB I MCK1 I BCLKI I WCLKI I DGND DVDD LRCKI I DATAI I CCB I SPSEL I CE I CL I DI I DO7 O DO6 O DO5 O DGND DVDD DVDD DVDD DVDD DVDD O DO5 O DGND O DO4 O DO3 O DO2 O DO1 O DO0 O DATAO O LRCKO O WCLKO O BCLKO O DGND N. C AGND VCO O VIN I R I STOP I UNLK O MCK2 I/O IOSEL I I

Pin No.	Name	1/0	Function
41	FSEL3	1	Output data fs selection signal input pin. H : 2 fs. L : fs
42	TEST	1	For test
43	DVDD		Ground pin
44	DLSEL	1	Digital filter output bit number setting input pin. H: 20 bits. L: 18 bits
45	FSEL2	ı	Input fs selection input pin 2. H: 32 kHz. L: 48 kHz
46	FSEL1	1	Input fs selection input pin 1. H: 48 or 32 kHz. L: 44.1 khz
47	MSEL2	1	Operation mode selection input pin 2. H : Single FSC mode. L : Single DF mode
48	MSEL1	ı	Operation mode selection input pin 1. H : Single operations. L : Normal operations

■ PDC019A (AUDIO DIGITAL BOARD ASSY, IC301) EFM ENCODER

Block Diagram



PDR-99, PDR-05

• Pin Function

Pin No.	Name	1/0	Function
1	DIN 1	ı	Optical module responding data input pin
2	DIN 2	1	Optical module responding data input pin
3	DIN 3	1	Optical module responding data input pin
4	DIN 4	ı	Optical module responding data input pin
5	DIRRC 1	ŀ	RC oscillation input pin
6	DIRRC 2	0	RC oscillation output pin
7	AVDD	-	Analog power supply pin
8	DIRRS	i	VCO oscillation band adjustment input pin
9	AGND	-	Analog ground pin
10	DIRVCO	1	VCO freerunning oscillation setting input pin
11	DIRLPF	0.	PLL low pass filter pin
12	vss	-	Ground pin
13	VDD	-	+5V power supply pin
14	DIRCK	0	DIR system clock output pin
15	DIRBCK	0	DIR bit clock output pin
16	DIRLRCK	0	DIR LR clock output pin
17	DIRDATA	0	DIR demodulation data output pin
18	DIRWDCK	0	DIR word clock output pin
19	DIRU	0	User bit output pin
20	DIRERR	0	Data error or lock state monitor output pin. H : Unlocked. L : Locked
21	DRAMSW	0	External DRAM capacity setting output pin. H : 4Mbit. L : 1Mbit
22	CJSDATA	1	Clock jitter suppresser data input pin
23	CJSBCK	ı	Clock jitter suppresser bit clock input pin
24	CJSLRCK	I	Clock jitter suppresser LR clock input pin
25	JITVCOIN	1	VCO input pin
26	JITLPFO	0	LPF output pin
27	JITLPFI	I	LPF input pin
28	JITPCO	0	Phase comparator output pin
29	JITERR	0	Lock state monitor signal output pin. H : Unlocked. L : Locked
30	DACDATA	0	DAC data output pin
31	DACBCK	0	DAC bit clock output pin
32	DACLRCK	0	DAC LR clock output pin
33	ADCDATA	i	ADC recording data input pin
34	ADCCLK	0	ADC clock output pin
35	ADCBCK	0	ADC bit clock output pin
36	ADCLRCK	0	ADC LR clock output pin
37	ADCSTBY	0	ADC standby signal output pin. H:Operating. L:Standby
38	XTALIN	1	System clock input pin
39	XTALOUT	0	System clock output pin
40	vss	_	Ground pin


Pin No.	Name	I/O	Function						
41	VDD	_	+5V power supply pin						
42	DACCKOUT	0	DAC system clock output pin						
43	ENCCKOUT	0	CD decoder system clock output pin						
44	CDDATA	ı	CD decoder data input pin						
45	CDBCK	1	CD decoder bit clock input pin						
46	CDLRCK	ı	CD decoder LR clock input pin						
47	CDTX	ı	Pin for inputting signal from CD decoder output						
48	DITOUT	0	Bi-phase modulation output pin						
49	TP6	ı	For tests						
50	XRESET	1	System reset input pin. L : Reset						
51	TP7	l	For tests ·						
52	XCAS	0	DRAM row address strobe signal output pin						
53	XOE	0	DRAM output enable signal output pin						
54	A8	0							
55	A7	0							
56	A6	0							
57	A5	0	DRAM address output pin						
58	A4	0							
59	A3	0							
60	A2	0							
61	VDD	-	+5V power supply pin						
62	vss	_	Ground pin						
63	A1	0							
64	A0	0	DRAM address output pin						
65	A9	0							
66	XRAS	0	DRAM column address strobe signal output pin						
67	XWR	0	DRAM read/write signal output pin						
68	DQ2	1/0							
69	DQ1	1/0	DDAM data inqua/quata ain						
70	DQ4	1/0	DRAM data input/output pin						
71	DQ3	1/0							
72	TP0	1							
73	TP1	1	Fortests						
74	TP2	1	For tests						
75	TP3	0							
76	ENCVCOIN	ŀ	Encode circuit clock input pin						
77	ENCLPFO	0	LPF output pin						
78	ENCLPFI	1	LPF input pin						
79	ENCPCO	0	Phase comparator output pin						
80	ENCERR	0	Lock state monitor signal output pin. H : Unlocked. L : Locked						

Pin No.	Name	I/O	Function
81	TP4	0	
82	TP5	I	For tests
83	XRFDET	ī	RF detection signal input pin. H : No RF. L : RF
84	RECEN	I	Recording enable signal input pin. H: Recordable. L: Not recordable
85	XSAMPLE	0	Sample pulse signal for sample servo output pin
86	DET4T	0	4T detection signal output pin
87	DET3T	0	3T detection signal output pin
88	EFM	0	EFM signal output pin
89	VDD	_	+5V power supply pin
90	VSS	_	Ground pin
91	ENCCK	0	Encode clock output pin
92	XEXTACK	0.	ATIP synchronization notification signal output pin
93	XEXTSYNC	- 1	ATIP synchronization enable signal input pin
94	ATIPSYNC	I	ATIP sync signal input pin
95	SUBSYNC	0	Subcode sync signal output pin
96	ССВ	ı	CPU interface method selection signal input pin. H : Sanyo CCB format. L : General serial format
97	CE	ı	CPU interface chip enable signal input pin
98	CL	1	CPU interface data transfer clock input pin
99	DI	1	CPU interface data input pin
100	DO	0	CPU interface data output pin

■ PA4022A (HEAD BOARD ASSY, IC101)

RF Amplifier

Block Diagram



• Pin Function

Pin No.	Name	1/0	Function								
1	RF-	ı	RF amplifier inversion input pin								
2	RFSUM	0	RF summing amplifier output pin								
3	HDMON	0	Sample hold signal monitor output pin								
4	VEE	-	-5V power supply pin								
5	IVMON	0	I-V amplifier output monitor pin								
6	SA	0									
7	SB	0									
8	sc	0	imple hold capacitor connection pin								
9	SD	0									
10	SF1	0	ample note capacitor connection pin								
11	SF2	0									
12	SE1	0									
13	SE2	0									
14	Α	1									
15	F2		Detector current input pin								
16	F1	1	ototor carroin input pin								
17	D	1									
18	VC	1	Middle point voltage (GND) connection pin								
19	С	l	Detector current input pin								
20	E1	i									
21	E2	- 1	Detector current input pin								
22	В	I									
23	MD	l	Monitor diode current input pin								
24	CMD	1	Playback laser APC I-V amplifier non-inversion input pin								
25	MDMON	0	Playback laser APC I-V amplifier output pin								
26	SMD	0	Playback laser APC hold output								
27	PBL+	1	Playback laser APC loop gain setting amplifier non-inversion input pin								
28	N. C.		Not used								
29	vcc		+5V power supply pin								
30	PBL-	l l	Playback laser APC loop gain setting amplifier inversion input pin								
31	PBLO	0	Playback laser APC loop gain setting amplifier output pin								
32	PBI+	1	Playback laser APC voltage current conversion amplifier non-inversion input pin								
33	PBI-	1	Playback laser APC voltage current conversion amplifier inversion input pin								
34	PBO	0	Playback laser APC voltage current conversion output pin								
35	REI+	1	Recording laser power current setting amplifier non-inversion input pin								
36	REI-	1	Recording laser power current setting amplifier inversion input pin								
37	REO	0	Recording laser power current setting amplifier output amplifier								
38	XSPL	1	Sample pulse input pin. H : Hold. L : Sampling								
39	XLDON	1	Laser diode ON/OFF control signal input pin. H : OFF. L : ON								
40	F2-F1	0	Subbeam F push-pull signal monitor output pin								

PDR-99, PDR-05

Pin No.	Name	1/0	Function
41	E1-E2	0	Subbeam E push-pull signal monitor output pin
42	RSUB	1	Subbeam gain difference adjustment control connection pin
43	STE	0	Subbeam differential amplifier output pin
44	RMAIN	ı	Main beam tracking balance adjustment control connection pin
45	VEE	-	-5V connection pin
46	R10K	-	Internal 10 kΩ resistor
47	MTE	0	Main beam differential amplifier output pin
48	RTE	0	Main/sub gain differential adjustment control connection pin
49	MSTE	0	DPP signal output pin
50	TE-	ı	Tracking error level adjustment amplifier inversion input pin
51	TE	0	Tracking error level adjustment amplifier output pin
52	CF1	I	Focus error band limitation capacity connection pin
53	CF2	1	Focus error band limitation capacity connection pin
54	CF3	0	Focus error band limitation capacity connection pin
55	FE	0	Focus error level adjustment amplifier output pin
56	FE-	1	Focus error level adjustment amplifier inversion input pin
57	VR	0	Middle point potential generation circuit output pin
58	V1	0	Internal power supply monitor output pin
59	DWBL	0	WOBBLE balance circuit LPF amplifier output pin
60	DWBL-	ı	WOBBLE balance circuit LPF amplifier inversion input pin
61	WBL	0	WOBBLE signal generation amplifier output pin
62	WBL-	1	WOBBLE signal generation amplifier inversion input pin
63	vcc		+5V input pin
64	WMON	0	WOBBLE push-pull signal monitor output pin
65	RWBL	1	WOBBLE balance circuit variable resistor connection pin
66	HF	0	HF signal output pin
67	HF-	I	HF amplifier inversion input pin
68	RF	0	RF signal output pin

10. FL INFORMATION

■ PEL1086 (V701: FUNCTION BOARD ASSY)




Pin Connection

Pin No.	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	
Connection	F1	F1	NP	P	Рь	Р	Ра	P e	P	P	P	P	P	P	11G	10G	9G	
Pin No.	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35
Connection	8G	7G	6G	5G	4 G	3 G	2G	1 G	NP	NP	NΡ	NP	NΡ	NΡ	ΝP	NP	F2	F2

Notes: 1) F: Filament 2) G: Grid 3) P: Anode 4) NP: No Pin

Grid Assignment



Anode Connection

~;;	Juc 00	icotion									
	11G	10G	9G	8G	7G	6G	5G	4G	3G	2G	1G
а	Fader	а	а	a	а	а	a	а	а	а	
b		b	b	b	b	b	b	b	b	b	over
С		С	С	С	С	С	С	С	С	c .	DIGITAL 2
ď		d	d	d	d	d	d	d	d	d	32
е		е	е	е	e	е	е	е	е	е	44
f	PGM	f	f	f	f	f	f	f	f	f	ANALOG
g	REP	g	g	g	g	g	g	g	g	g	DIGITAL 1
h	□ 1	h	h	h	h	h	h	h	h	h	
i	Sync	i	i	i	i	i	i	i	i	i	
j	CD-R	j	j	j	j	j	j	j	j	j	48
k	AUTO TRACK		k	k	k	k	k	k		k	

11. CIRCUIT DESCRIPTION

11.1 CD-R DISC

As shown in Fig. 11-1, the CD-R disc is composed of first a recording layer, then a reflection layer, and then a protection layer (these are all color pigment layers) on top of a resin board. Guiding grooves called grooves are opened on the disc. By irradiating strong laser power on these grooves during recording, the color pigments change and pits are formed. The grooves have certain frequency undulations called wobble. The speed of the disc is controlled according to these wobbles. These wobbles are FM-modulated, enabling information on the absolute time, etc. of the disc to be obtained.




Fig. 11-1 CD-R disc structure

11.2 PICKUP

11.2.1 Optical Path of Pickup

Fig. 11-2 shows the internal structure of the pickup. This pickup for recording differs from the normal CD pickup in that, to increase the power generated from the objective lens, the optical system is unlimited, and the laser diode is high output.

If the flow of light is explained based on the optical diagram, first the distributed light from the laser diode is converted to parallel light by the collimator lens, divided into three beams by grating, and directed towards the beam splitter. The light from the laser diode is oval-shaped, and it is made round by the refraction at the plane of incidence of the beam splitter. Some of the light at this time is reflected and induced by the monitor photo diode and used for controlling the power of the laser diode. The light output from the shaping beam splitter is passed through the reflection prism and wave length board, and converged at three spots on the disc by the objective lens.

The light reflected on the disc again is passed through the objective lens and becomes parallel light again, is passed through the reflection prism and shaping beam splitter, and moves towards the convex lens. After non-point aberration is generated by the multi lens, it enters the 8-divided photo diode. The information signal and focus signal of the disc are formed by the 4 divided parts at the center of the photo diode, and the tracking signal is made by synthesizing all the parts described below.




Fig. 11-2 Structure of pickup

11.2.2 Servo Method

The focus servo adopts the non-point aberration method like normal CDs. The 3-beam method, like normal CDs, cannot be used for the tracking servo. This is because the 3-beam method senses the brightness/darkness of the disc and servo cannot be imposed in all bright states of the disc before recording. For this reason, the push-pull method is adopted, in which the diffraction light generated by the grooves on the disc are used. By obtaining the right and left difference of the light returning to the photo diode, the tracking signal is obtained. However, with one push-pull signal, offset is generated due to the changes caused by the objective lens following the disc, or the offset generated due to the distortion of the disc. Therefore, as shown in Fig. 11-3, this unit uses the differential push-pull method in which offset is canceled by synthesizing the push-pull signals of the three beams.




Fig. 11-3 Tracking system

11.3 Servo Section

11.3.1 APC

In this unit laser power control for playback and recording differs. During playback, APC (auto power control) similar to the CD player is basically performed, and during recording, control unique to the CD-R is performed.

During playback, the power output from the laser diode of the pickup is detected by the monitor diode and the detected signal is input from the MD (Pin 23) of the RF amplifier IC (IC101: PA4022A). After current-voltage (I/V) conversion, it is amplified. Next, the output compared with the voltage of VR103 determining the playback power is input to the

voltage-current (V/I) conversion circuit composed of the internal ope-amplifier of the IC and Q102 and applied to the laser diode. In this way, as the circuit operates so that the current detected by the monitor diode becomes constant, the laser power is always constant regardless of changes in temperature etc.

During recording, the APC for playback also functions. Only when pit is generated is the laser power required for recording generated. To ensure that no level changes occur in the servo signal during recording, the APC functions in the sample hold circuit of the RF amplifier IC using a signal generated by laser power not used for generating pits.

As the recording power changes according to the inconsistency of the disc, it is necessary to control the power to the optimum value each time (OPC adjustment). This value is converted to DC, voltage value by the DA converter inside the CDR servo amplifier IC (IC205: PA9004A) according to the data passing through the ATIP decoder IC (IC207: PDJ006A) from the mechanism control microprocessor (ICC356: PD4584A, hereafter referred to mechanism controller) of the servo microprocessor board assembly. It is then input to the ope-amplifier in the RF amplifier IC and the V/I conversion circuit of Q101. This current is current-amplified by the mirror circuit composed of Q103 to Q106, and supplied to the laser diode by the Q107 collector. This current is turned on/off by IC103 and Q108 according to the recording signal from the EFM encoder IC (IC301: PDC019A) to form the pit rows in the disc.




Fig. 11-4 APC peripheral circuit

11.3.2 Error Signal Generation Circuit

As the 3-beam differential push-pull method is used for the pickup of this unit, a pickup main beam 4-divided detector and two sub-beam 2-divided detector are provided. The current output is I-V converted respectively as shown in Fig. 11-5 for generating the HF, RF, wobble, focus error, and tracking error.

The outputs A, B, C, D, E1, E2, F1, and F2 of the detector are input to Pins 14, 22, 19, 17, 20, 21, 16, and 15 of the RF amplifier IC. After I-V conversion, it is led to the sample hold circuit. This sample hold circuit is provided so that each error signals for recording can be generated consistently. It is controlled so that it samples outputs when no pit is generated and holds outputs when pits are generated (when the laser generates recording power).

After the outputs of the sample hold circuit are amplified, the HF, RF, focus error are generated in a manner that the main beam output is calculated in the same way as the CD player, and then output to Pins 66, 68, and 55 respectively. As shown in Fig. 11-6, the focus error is offset-adjusted by VR105 connected to Pin 56, and offset variations caused by temperature changes are canceled by the R148 temperature compensation resistance. Furthermore, when ATIP signals are required for the CD-R disc, focus error is separately adjusted by the circuit composed of Q115 to 117, and VR115 for more reliable performance.

As shown in Fig. 11-7, the tracking error is created by generating the main beam push-pull signal and sub beam push-pull signal, and adding/subtracting these. The light amount balance of the main beam and subbeam is adjusted at VR110 connected to Pin 48 and then output to Pin 49. This output is further gain-adjusted by VR111, offset-adjusted by VR112, input to the RF amplifier IC from Pin 50, amplified and finally output to Pin 51 as the following signal.

$$[(A + D) - (B + C)] - K [(E2 - E1) + (F2 - F1)] / 2$$

(K = 0-1 stage light amount ratio)

Fig. 11-8 shows the wobble generation circuit. The wobble signal is generated by the main beam so that the calculation [(A+D)-(B+C)] is performed and output from Pin 61. To prevent C/N deterioration due to the lost in balance of the left and right sides due to the deviation of the disc eccentricity and optical axis of the beam which disables the cancellation of RF components, etc., the auto balance circuit provides good wobble signals at all times.

This circuit passes the calculated output mentioned earlier through the inverting amplifier band-limited to the maximum frequency of eccentricity, and the output is fed back to the FET (Q110) connected to the calculation circuit of the first stage. The FET operates as a variable resistance element.




Fig. 11-5 I/V conversion circuit




Fig. 11-6 Focus error generation circuit




Fig. 11-7 Tracking error generation circuit




Fig. 11-8 Wobble generation circuit

11.3.3 Sample Hold Pulse Generation Circuit

During recording, only during pit generation is the laser power set to the recordable level. Consequently, the level of the light reflected from the disc differs during pit generation and playback level and thus disables normal servo errors from being obtained. This unit therefore uses a sample hold method for extracting signals only during playback.

The sample pulse is a signal which remains level L about 500 nsec after the falling of the recording EFM signal to its rising. This pulse is output from the EFM encoder IC and input to Pin 38 of the RF amplifier IC as XSAMPL.




Fig. 11-9 Sample hold pulse timing

11.3.4 Focus Servo

As shown in Fig. 11-10, the focus servo system of this unit is the same as the CD player. The error signal generated in the RF amplifier IC is led to the servo microprocessor board assembly via CN105, adjusted for its loop gain in VR201, and input to FE (Pin 47) and FZC (Pin 46) of the servo control IC for CD (IC201: CXA1372Q). It is then passed through the defect countermeasure circuit and phase compensation circuit inside the IC and output from FEO (Pin 5). This output is led to the head board assembly and supplied to the focus actuator drive coil by the power ope-amplifier (IC202: LA6517).




Fig. 11-10 Focus servo circuit

11.3.5 Tracking Sled Servo

Fig. 11-11 shows the tracking sled servo system of this unit. The error signals generated in this RF amplifier IC is led to the servo microprocessor board assembly via CN105 and input to TE (Pin 29) of the CD-R servo amplifier IC. This variable gain amplifier is provided to control gain inconsistency of the tracking error signal of each disc, and set the optimum loop characteristics. First, the tracking servo is set to open when TEG0 to TEG2, and TEGM are in a certain condition. The mechanism controller then measures the TEDET (Pin 36) level. From the results, the combination of TEG0 to 2 and TEGM are calculated to set the optimum level of the mechanism controller and reset. The TEDET is a result of detection of the P-P value of the signal passing through the variable gain amplifier and converted to DC. voltage by the external resistor and capacitor.

The output from TRKGR (Pin 32) is passed through the VR202 for loop gain adjustment and input to TE (Pin 43) of the servo control IC for CD. It is then passed through the defect countermeasure circuit and phase compensation circuit inside the IC and is output from TAO (Pin 11). This output is then led to the head board assembly after passing through the switch for selecting the actuator hold amplifier (IC5008 (1/2)) output and supplied to the tracking actuator drive coil by the power ope-amplifier (IC202: LA6517). Immediately after jumping, the actuator hold is switched from the normal tracking servo loop by the mechanism controller during especially long distance jumps to reduce the time taken for adjusting the actuator and preventing the closing of the tracking servo loop in the incorrect state. This prevents unwanted operations of the actuator and enables accurate address information to be obtained in a short time after jumps.




Fig. 11-11 Tracking servo circuit

In order to read wobble signals of CD-R disc more accurately, this unit adopts the optical axis servo. This servo only functions during the playback of CD-R discs and prevents the degradation of read signal due to the incorrect position of optical axis of the pickup during playing back. The output of the optical axis servo amplifier (IC5008 (2/2)) is added to the control signal of the tracking actuator, including the normal tracking servo loop, and operates as double loop.

The signal used for actuator hold and optical axis servo is extracted from the main beam push-pull signal output from MTE (Pin 47) of the RF amplifier IC and subbeam push-pull signal output from STE (Pin 43). In this case a method is oppositely used in which, for normal tracking error signals, the cancellation of the DC offset components is executed by the differential push-pull method.

The TAO output, on the other hand, is passed through the low pass filter (LPF) and input to SL+(Pin 13) of the servo control IC for CDs. So, this is also a input of the sled servo system, like CD players. The slider control signal output from SLO (Pin 14) is led to the head board assembly via CN106 and supplied to the slider motor by the driver IC (IC203 (1/3)).

11.3.6 Spindle Servo

Fig. 11-12 shows the block diagram, of the spindle servo. Different types of spindle control is performed in this unit during playback of recorded parts, playback and recording of unrecorded parts, and change of number of rotations.

First, the playback of recorded parts is the same as CD players. RF signals generated in the RF amplifier IC is passed through CN105, is led to the servo microprocessor board assembly, and input to the RFI (Pin 39) of the servo control IC for CDs. The RF signal input is converted to a binary signal by the comparator, output to EFM (Pin 32), and input to the RF (Pin 24) of the CD decoder IC (IC206: CXD2500BQ). MDP errors are generated from the sync signal in the EFM signal and the internal reference signal. In this IC, processes hereafter are performed digitally, and finally, ternary PWM signals are output to MDP (Pin 4), input as PWM 3 to the CDR servo amplifier IC, and becomes the spindle control signal whose carrier components have been eliminated by the filter.

As the above mentioned sync signal does not exist during the playback and recording of unrecorded parts, the rotation control signal of the disc called wobbles are read from the grooves on the disc beforehand. Information on the absolute time called ATIP are also obtained from these signals.

In the normal operations of this unit, the rotation of the spindle motor is brought near the rotation speed at the targeted location of the disc by CAV control (angular velocity is constant) which uses the PWM output of the mechanism controller, and then spindle servo using wobbles is selected. In this wobble servo, first the wobble signal generated in the RF amplifier IC is passed through the band pass filter (BPF) of IC104 (2/2), passed through CN105, is led to the servo microprocessor board assembly, eliminated for unnecessary components by the 22.05 kHz BPF composed of Pins 38 to 43 of the CDR servo amplifier IC, binarized by the comparator, and output to WBLO (Pin 45). This signal is then input to WBL (Pin 1) of the ATIP decoder IC. In this IC, the 4.3218 MHz supplied from the EFM encoder IC serves as the master clock. By comparing the phase with the earlier mentioned wobble signal based on the frequency division of this master clock (22.05 kHz), the binary PWM signal is output. This output is input as PWM2 to the CDR servo amplifier IC. At the same time carrier components are eliminated by the filter, phase compensation and gain compensation are performed so that it becomes the spindle control signal.

Apart from the wobble servo, this ATIP decoder also demodulates information such as ATIP sync, absolute time, recommended recording power, lead-in area starting time, read-out area starting time, and disc application from the wobble signal, and sends them to the mechanism controller. When the rotation speed of the spindle motor is changed rapidly during start, stop, search, etc., it is switched to CAV by the mechanism controller. As the current rotation speed information can be obtained because the mechanism controller counts the FG signal obtained from the servo mechanism, it can be changed to the desired rotation speed in a short time. The PWM output from the mechanism controller is input to the CDR servo amplifier IC as PWM1. The above three spindle control signals are switched inside the CDR servo amplifier IC according to the operation mode, output from SPDLO (Pin 9), and the rotation of the spindle motor is controlled by the spindle driver IC (IC203: LA6520) of the head board assembly.




Fig. 11-12 Spindle servo block diagram

11.3.7 Defect Circuit

In the defect circuit, first the RFI signal is inverted and then bottom-held using the long and short time constants. The short time constant bottom hold responds to mirror defects of the disc above 0.1 msec, while the long time constant bottom hold holds the mirror level prior to the defect. These signals are differentiated and level-shifted by AC coupling and compared to generate the mirror defect signal. Using this signal, when the DEFECT signal is H, the tracking error is muted, and by holding the the focus error and spindle error at the value before the defect, player ability is improved.

A schematic diagram is shown in Fig. 11-13, and waveform of sections are in Fig. 11-14.




Fig. 11-13 DEFECT circuit




Fig. 11-14 Waveform of DEFECT circuit

11.3.8 EFM-PLL

To demodulate the played back EFM signal, for between 3T to 11T which are multiplied by T's integers to be modulated when T is taken as the channel clock period, the channel clock is required. Because inconsistencies of the spindle rotation actually change the pulse width of the EFM signal, PLL is required for playing back the channel clock.

As shown in Fig. 11-15, one of the EFM signals input to RF (Pin 24) of the CD decoder IC is passed through the internal buffer, output to ASYO (Pin 27), passed through the low pass filter composed of R266, C289, R267, and C288, and input to ASY (Pin 31) as the reference voltage of the EFM comparator of the servo control IC for CDs to compensate the asymmetry of the disc.

The other is led to the PLL inside the CD decoder IC. In this IC, as shown in Fig. 11-16, there are three stages of PLL. The first PLL is not used because it is for variable pitch playback. The second PLL generates the high frequency clock required in the third PLL, and the third PLL is a digital PLL which plays back the actual channel clocks. It is equipped with capture range of above $\pm 150 \, \text{kHz}$ (normal state).




Fig. 11-15 EFM comparator circuit




Fig. 11-16 EFM-PLL block diagram

11.3.9 RF Detection

In the CD-R, to differentiate recorded parts from unrecorded ones, the existence of the RF signal is detected. Fig. 11-17 shows the schematic diagram of the RF detection. The mirror circuit of 11.3.10 is also shown in this figure.

First, the HF signal generated in the RF amplifier IC is passed through CN105, is led to the servo microprocessor board assembly, and is input to the HF (Pin 52) of the CDR servo amplifier IC. The outputs of the short time constant peak hold circuit (PS) and bottom hold circuit (BS) is passed through the differential amplifier, and compared with the reference voltage set externally by the comparator. When the RF signal is present, it becomes L, and absent, it becomes H, the XRFDET (Pin 61) is output, and sent to the mechanism controller.

During setup, this signal is used in the TOC area to determine if the disc has been TOC-recorded (including CDs) or not. During recording, it is used for searching for linking position and preventing double writing.

For the RF peak hold signal (RFT) used for OPC operations (optimum recording power calibration) and the RF bottom hold signal (RFB), different circuits with time constants suitable for these operations are incorporated. HF signals are also input and output to RFT (Pin 49) and RFB (Pin 47) respectively and led to the mechanism controller.

The OPC operations of this unit use the higher 4 bits of the 5-bit DA converter described in 11.3.1. After the 15-step recording, while the recorded part is played back, the

difference between the RFT and RFB is calculated, and a DA converter output level is determined so that an ideal recording characteristics is obtained. The step which will produce the most ideal output voltage is selected by 5-bit accuracy (31 steps) and output, enabling recording using the ideal power.

11.3.10 Mirror Circuit

Fig. 11-17 shows the schematic diagram of the mirror circuit. The mirror circuit of this unit uses the same generation circuit as CD players for recorded parts. In unrecorded parts, a circuit unique to CD-R is utilized in which RC (radial contrast) generated by intersecting grooves is used. These circuits are switched by the RF detection signal mentioned earlier.

For unrecorded parts, the HF signal input is extracted for its RC components by the peak hold circuit (PS) with short time-constant, AC-coupled, amplified. The resultant signal is compared with integrated RC components as the reference voltage in the comparator and used as the CD-R mirror signal.

For recorded parts, the bottom hold circuit (BS) with short time constant is compared with the divided voltage of the outputs of the peak hold circuit (PL) with a long time constant and bottom hole circuit (BL) to obtain the same mirror signal as CDs.




Fig. 11-17 RF detection, mirror circuit diagram

11.4 Audio Section

11.4.1 Analog Input Circuit/Recording Control

The analog signal of the Lch is input from the pin jack JA801 (1/2), input to the VR board assembly via CN801, passed through the recording balance control (VR802) and recording level control (VR801), and after balance and level are adjusted, is input to the audio digital board assembly via CN801 again. It is amplified by about 11 dB in IC803 (1/2) and led to the AD converter IC. The same is performed for the Rch analog input signal.

11.4.2 AD Converter

Fig. 11-18 shows the schematic diagram of the AD converter IC (IC801:AK5340-VS).

Only the Lch is explained here. One of the signal amplified by IC803 (1/2) is then input to AINL + (Pin 1) via R823 and the other is inverted for its phase by IC803 (2/2) and input to AINL - (Pin 2) via R819. After the differential voltage (due to inverted phase, the signal is double and the noise is half) of these signals have been adjusted, they are AD converted.

As AD converter IC control signals, the 384 fs (fs=sampling frequency) master clock is input to CLK (Pin 20) via the clock buffer (IC308), the 32 fs serial clock is input to SCLK (Pin 15), and the LR clock is input to L/R (Pin 14) from the EFM encoder IC. The fs here is 44.1 kHz, and the master clock frequency divided by 6 (64 fs) is input to CLK as an AD conversion sampling rate.

The AD converted data is output from SDATA (Pin 16) and input to the ADCDATA (Pin 33) of EFM encoder IC . Fig. 11-19 shows the relation between each clock and data.

During operation modes other than analog recording, PD (Pin 10) is made H by signals from the EFM encoder IC ADCSTBY (Pin 37) to set the power down mode. By setting this pin to L during analog recording, the AD converter IC is calibrated.




Fig. 11-18 AD converter schematic diagram




Fig. 11-19 AD converter data output timing

11.4.3 Digital Filter

The DATA, BCK, and LRCK from the EFM encoder IC are input respectively to Pins 1, 2, and 28 of the digital filter IC (IC401: PD7009A).

The 384 fs clock is input to XIN (Pin 6) from the clock buffer (IC308) as the master clock. × 8 oversampling 20-bit Lch and Rch data are output from DOL (Pin 24) and DOR (Pin 23) of the digital filter IC. Fig. 11-20 shows the output timing.

These digital filter ICs differ as shown in Table 11-1 according to the destination and model. Therefore use the R490, R492, R493, and R502 jumpers accordingly.

Digital Filter No.	Destination, Model	Jumper to be Used
PD7009A (Legato Link S)	PDR-05/ME8 PDR-99/KU	R490, R502
PD0116A (Legato Link)	PDR-05/J	None
SM5813AP (Normal)	PDR-05/KU	R492, R493

Table 11-1 Digital filter IC types




Fig. 11-20 Digital Filter Output Timing

11.4.4 DA Converter

Fig. 11-21 shows the schematic diagrams of the Lch DA converter IC (IC402: PD2028B) and differential amplifier. WCKO, BCKL, and LDTA are input from the digital filter to Pins WCK (pin 19), BCK (Pin 20), DLI (Pin 21), and DRI (Pin 22) of the DA converter IC. The 384 fs master clock is input as DACL from IC309 to XI (Pin 8).

The 8 fs data input from DLI (Pin 21) and DRI (Pin 22) is passed through the input interface and oversampled to 32 fs by the compensation filter. In the dither circuit, to prevent noise caused by idling patterns unique to the $\Sigma\Delta$ conversion DA converter, DC offset and dither are added to the data. The data is then oversampled to 384 fs in the sample hold circuit. By incorporating four secondary $\Sigma\Delta$ conversion DA converter circuits, a $4\Sigma\Delta$ conversion circuit/ch high performance DA converter is realized.

The output circuit performs the resistance-adding of the positive phase outputs and that of the negative phase outputs from $2\Sigma\Delta$ conversion circuits and outputs them respectively from LO + and LO -. Furthermore, by operating a total of four signals (positive phase output RO + and negative phase output RO - of another channel) using an external opeamplifier (IC404), a low distortion rate high S/N DA conversion output is obtained. This amplifier also serves as the primary low pass filter.

Likewise, the Rch is also output from the differential amplifier (IC405):




Fig. 11-21 DA converter schematic diagram

11.4.5 Analog Output Circuit

Fig. 11-22 shows the schematic diagram of the Lch output buffer. The output of IC404 (1/2) mentioned earlier is input to the IC404 (2/2) inverted input pin via R437, R483, and R447. C447, C449, R483, R447, and R445 make up the secondary low pass filter here. This section has the following three functions.

First, it serves as a deemphasis circuit. When a preemphasized software is run, the control signal DEEMP is set to H and the transistor Q411 turns on. At this time, deemphasis is imposed by R437, R477, and C465.

Secondly, it serves as a muting circuit. When the POWER switch is turned on/off, and when the input selector is switched, the control signal MUTE is set to H, and the muting transistor Q407 is turned on to mute the audio output. Thirdly, it serves as a zero detection attenuate circuit. It improves the S/N when the data input to the DA converter IC is all zero (when no signals). When the DA converter detects the no-signal state, the control signal LZ is set to H and the attenuate transistor Q409 is turned on to attenuate the noise level of the audio output.

The outputs of this circuit are fed to the rear panel pin jack (JA401) and amplified by headphone amplifier IC (IC406) and fed to the headphone board assembly.




Fig. 11-22 Deemphasis, muting, zero detection attenuate schematic diagram

11.5 Digital Audio Section

11.5.1 Digital Audio Interface Demodulation (DIR) Block

This unit has two digital inputs-coaxial (COAX) and optical (OPT). The COAX input is waveform-shaped by the two inverters of IC307 and Schmidt inverter of IC312, and input to Pin 4 of the EFM encoder IC. The OPT input is photoelectric converted by the optical reception module (JA301) and input to Pin 1 of the EFM encoder IC. To prevent the effects of noises during COAX input, the power of the optical reception module is turned off.

Fig. 11-23 shows the schematic diagram of the DIR (digital audio interface receiver) in the EFM encoder IC. The inputs from Pins 1 and 4 are selected by the input selection circuit and bi-phase-demodulated. To create the reference clock for extracting data, the edge of the input data is detected and sent to the phase comparator of the PLL. Next, preamble detection and parity error check are performed, and the results are used to determine lock. When locked, L is output from DIRERR (Pin 20) and input to of the servo microprocessor board assembly (the mode controller (IC351: PD4591A).) When unlock, H is output. For lockup to be performed smoothly, the temporary reference time (frequency close to fs) is created by the RC oscillator composed of DIRRC1 (Pin 5) and DIRRC2 (Pin 6).

Next, clocks are generated by the clock generator and the audio data, C bit, and U bit are extracted. The audio data, bit clock, and LR clock are each output from DIRDATA (Pin 17), DIRBCK (Pin 15), and DIRLRCK (Pin 16) respectively, and input to the FS converter IC as well as to the data selector in the EFM encoder IC. Fig. 11-24 shows the audio data output timing. The C bit and U bit data are sent to the mode controller via the microprocessor I/F. This IC is equipped with a function which sends U bit to the microprocessor I/F in the optimum form according to the category code detected from C bit. However, these data are not output when unlocked.

The PLL is composed of the phase comparator, LPF, VCO, and frequency divider. The phase comparator perform phase comparison at 64 fs using the reference clock made from the input signal and the clock obtained by frequency-dividing the VCO. The output is then smoothed by the DIRLPF(Pin 11) LPF and input to VCO as the control voltage. The VCO is generated at 384 fs by the DIRVCO (Pin 10) freeruming setting resistor and DIRRS (Pin 8) oscillation band adjustment resistor.

On the other hand, the selected signal is sent to the digital audio interface modulation block as the through output.




Fig. 11-23 DIR block schematic diagram




Fig. 11-24 DIR section audio data output timing

11.5.2 FS Converter

Fig. 11-25 shows a schematic diagram of the FS converter IC (IC306 : PDC020A)

The digital input audio data demodulated by the EFM encoder IC is input to LRCKI (Pin 8), BCKI (Pin 4), and DATAI (Pin 9). For digital inputs with sampling frequency of 48 kHz or 32 kHz, audio data is converted into 44.1 kHz, and for 44.1 kHz, the internal circuits are all passed before output.

As for the conversion method, the 48 kHz or 32 kHz data is first × 8 oversampled by the digital filter. The process is carried out by the 384 fs clock input to MCK1 (Pin3). Data required for the 44.1 kHz output timing is then extracted from this data, and the output data is calculated by compensation calculation using the data from the internal coefficient ROM. The internal PLL clock is used here. The PLL VCO is oscillated at 14.112 MHz. In the phase comparator, the clock frequency-divided by 294 (when the fs is 48 kHz) and the clock frequency-divided by 441 (when fs is 32 kHz) are compared with the LR clock input to control the VCO.

The converted data is output to LRCKO (Pin 26), BCLKO (Pin 28), and DATAO (Pin 25), and input to the EFM encoder IC again. The timing of the output data is as shown in Fig. 11-24 except that the sampling frequency is 44.1 kHz. The internal operating mode is set by the 8-bit data by serial communication from the mode controller. This data is output as DO0 to DO7 to the external terminal. DO0 to DO4 are used for internal settings and DO5 to DO7 as general resistors. Table 11-2 shows the details.




Fig. 11-25 FS converter schematic diagram

Register Output Pin	Signal Name	Details
DO0	MKSEL	Internal digital filter clock selection L: 384 fs, H: 512 fs
DO1	FSEL1	Sampling frequency selection. L: 44.1 kHz, H: Other than 44.1 kHz
DO2	FSEL2	Sampling frequency selection. L: 48 kHz. H: 32 kHz
DO3	MUTE	Output data mute. L: OFF. H: Soft mute
DO4	STOP	FS converter VCO and jitter absorption buffer VCO oscillation control. L: Stop. H: Oscillation
DO5	XOPT	Optical module JA301 power supply control. L: ON. H: OFF
DO6	XEVCO	EFM encoder VCO generation control. L: Oscillation. H: Stop
DO7	X'TAL	Master clock selection. L: VCO. H: Crystal

Table 11-2 FS converter IC register details

11.5.3 Clock Jitter Suppressor (CJS) Block

To input the data and clock from the FS converter IC to the DA converter IC, it is necessary to reduce the jitter as much as possible. In this block, by imposing another trigger using a jitter-less clock made by a VCO (lithium tantlate) with highly stable frequency compared to normal VCOs, clean clocks and data are supplied to the following circuits.

Operations are explained according to the schematic diagram of Fig. 11-26. The FS converter output is input to CJSLRCK (Pin 24), CJSBCK (Pin 23), and CJSDATA (Pin 22).

The 16.934 MHz output from VOUT (Pin 8) of the VCO PCX1021 (IC303) is input to JITVCOIN (Pin 25) of the EFM encoder IC, and using CJSLRCK and the LRCK created by frequency-dividing this, phase comparison is performed. When the difference in phase between these two LRCKs is above 90 degrees, it is determined as unlocked and mute is imposed. The phase comparison output is output to JITPCO (Pin 28), passes through the JITLPFI (Pin 27) and JITLPFO (Pin 26) filters and input to VIN (Pin 1) of the VCO to control the oscillation frequency.

The inputs from the FS converter IC imposed with re-trigger by the VCO clock are fed to the data selector in the EFM encoder IC.




Fig. 11-26 Clock jitter suppressor circuit

11.5.4 Data Selector, Digital Fader, Level Meter, Mute Block

The outputs from the DIR block, AD converter IC, CD decoder

IC, and CJS block are selected by the data selector block by the commands from the mode controller, and input to the digital fader and level meter.

In the digital fader block, fade in and fade out operations are performed during recording and playback by the attenuation data from the mode controller.

In the level meter block, absolute value conversion and logarithmic conversion are performed for the data input, the peak-held 8-bit data is read by the mode controller from the microprocessor I/F to light up the front panel level meter. Furthermore, absolute zero level detection is performed and used for detection no-sound states during the recording of the digital input.

The digital fader outputs are passed through the mute block, and one is output to DACDATA (Pin 30), DACBCK (Pin 31), and DACLRCK (Pin 32) as the output to the DA converter IC, and the other is led to the memory controller block in the EFM encoder IC.

11.5.5 Memory Controller Block

The memory controller is equipped with a function which delays the audio data for recording. The 16-bit data is serial/parallel-converted every 4 bits and is delayed by about 700 ms by the external 1Mbit DRAM. The DRAM used here (IC304: MB81C4256A) corresponds to the fast page mode and is refreshed every 11.6 ms. This block is used for preventing the head of data from dropping immediately after recording starts according to the copy prohibition bit determination time and disc rotation standby time during digital input recording.

For the writing clock of this block, the same clock output to the DA converter IC is used. The reading clock is created by the clock created at the external VCO (IC302: CD74HC4046AM).

The data output from this block is fed to the CD encode block in the EFM encoder IC.

11.5.6 EFM Encoder Block

Fig. 11-27 shows the schematic diagram of the EFM encoder block and its peripherals. The audio data output from the memory controller block is interleaved by the CIRC (Cross Interleave Reed-Solomon Code) encoder, added with the C1 and C2 error correction codes, EFM-modulated (Eight to Fourteen Modulations), and added with subcodes, sync, and merge bits. It is then NRZI-converted to become the CD format EFM signal. This IC incorporates a CIRC encoder RAM.

3T to 11T (T = 231 nsec) signals are created here, which are the signals on the disc. To obtain the ideal length when the bit length is played back after recording, the LD power On time is slightly reduced by the strategy block. Specifically, the 3T to 11T pulse is made (N-1)T, taken as 2T to 10T, and 2T is converted to a longer pulse of 60 nsec and 3T to 10 nsec. This output is finally output from Pin 3 of IC310, passes through the servo microprocessor board assembly, passes through CN105, converted to the recording pulse by the LD driver circuit of the head board assembly, and recorded on the disc by driving the pickup LD.

The CD-R recorders perform laser power calibration before recording. The test signal for this is also created in this block, switched with the audio data EFM signal during calibration, and output.

As this IC also controls the start of the output of the EFM signal using the RF detection signal input to XRFDET (Pin 83), it is able to additionally record at an accurate timing. As EFM encoder processing requires EFM master clocks, PLL is composed of the internal phase comparator, LPF, external VCO (IC302). In the phase comparator, using the LR clock of the writing side of the memory controller block as reference, the clock (17.2872 MHz) divided by 392 input to ENCVCOIN (Pin 76) from the VCO is compared with the reference, and output from ENCPCO (Pin 79). The signal is then passed through the ENCLPFI (Pin 78) and ENCLPFO (Pin 77) LPF, input to VCOIN (Pin 9) of the VCO to control the oscillation frequency.

To synchronize the subcode sync of the EFM signal to be recorded and the ATIP sync on the disc, the ATIP sync from the ATIP decoder IC is input to the ATIPSYNC (Pin 94). This is valid when XEXTSYNC (Pin 93) is L and is synchronized while standing by for recording. Subcode sync of the EFM signal for confirmation is output from the SUBSYNC (Pin 95) and taken into the mechanism controller.

The microprocessor I/F connected to the mode controller and mechanism controller via four lines-CE (Pin 97), CL (Pin 98), DI (Pin 99), and DO (Pin 100). Via this I/F, EFM encoder IC internal operation mode settings, digital out C bit setting, digital fader attenuate data input, subcode P and Q input, bits C and U read from digital input signal output, PLL lock conditions output, and level meter data output.




Fig. 11-27 EFM Encoder block and peripherals schematic diagram

11.5.7 Digital Audio Interface Modulation (DIT) Block

There are three digital audio interface outputs-through signal from the digital audio interface input, playback signal from a disc encoded at the CD decoder IC, and analog input AD-converted and encoded. These are selected inside the EFM encoder IC according to each mode, passed through JA302 as the coaxial output and JA303 as the optical output from DITOUT (Pin 48), and sent to outside.

In this block, DATA from the AD converter are especially converted to the digital audio interface format. At this time, C bit is set via the microprocessor I/F and output as category: CD, sampling frequency:44.1 kHz, emphasis:none, copy prohibit, clock accuracy as ±1000 ppm.

11.5.8 Master Clock

During recording of digital inputs with 48 or 32 kHz fs, a clock 384 times the fs created at the DIR block VCO is output from DIRCK (Pin 14). This clock is input to MCK1 (Pin 3) as the master clock of the digital filter of the FS converter IC. The clock frequency-divided inside serves as the reference for the FS converter PLL. A 14.112 MHz, which is 294 times the fs (441 times when 32 kHz) is created and is used as the master clock of the FS converter.


The LR clock output from the LRCKO (Pin 26) of the FS converter IC is input from CJSLRCK (Pin 24) as the reference clock of the CJS section. PLL is further composed by the lithium tantlate VCO. When the digital input fs is 44.1 kHz, the output from DIR serves as the reference clock as it is. The lithium tantlate is oscillated at 16.934 MHz, which is 384 times the 44.1 kHz clock, and is used as the master clock during digital inputs in blocks hereafter.

During recording of the analog input and disc playback, the 16.934 MHz of the IC308 crystal oscillator serves as the master clock of the system. The oscillation of the VCO of the DIR section and VCO of the CJS section stops.


The above two 16.9344 MHz master clocks are selected by IC309 according to the operation mode of this unit. The master clock selected here is supplied to the EFM encoder IC, CD decoder IC, AD converter IC, digital filter IC, and DA converter IC.

12. BLOCK DIAGRAMS


12.1 SERVO SYSTEM



12.2 AUDIO SYSTEM



13. PANEL FACILITIES



Lights when automatic track number write during recording is activated.

AUTO

TRACK

.....

121410

Lights during record mode.

Blinks in the record muting mode.

40

.....

Displays the track No.

.....

dB CO

Lights during playback.

R

Displays the elapsed playing time, remaining playing time, total playing time, elapsed recording time, remaining recording time, total recording time and remaining time until the end of finalization.

.....

Displays the input level during

record or the play level during

6

-

218205

18

RESESSE

playback.

Blinks during disc identification and lights steadily if the loaded disc is a CD-R disc before finalization. OVER

Lights, goes off or blinks during skip ID setting or

Displays the sampling frequency (Fs)

of the current digital input. All indicators are off when the input signal

clearing.

is interrupted.

0

14. SPECIFICATIONS

• The following dimensions are for PDR-99/KU.

1. GENERAL

Model	Compact disc audio system
	CDs and CD-Rs
	AC 120 V, 60 Hz
	19 W
	+5 °C to +35 °C
	(+41 °F to +95 °F)
Weight (without package)	6 kg (13 lb 1 oz)
Max. dimensions	.457 (W) x 287 (D) x 132 (H) mm
18	3 (W) x 11-5/16 (D) x 5-7/32 (H) in

2. AUDIO UNIT

Frequency characteristics	2 Hz to 20 kHz
Playback S/N	
Playback dynamic range	
Playback total harmonic distortion	
Playback channel separation	100 dB
Recording S/N	
Recording dynamic range	92 dB
Recording total harmonic distortion	
Output voltage	
Wow-flutter Less than	measurement limit
((±0.001	% W.PEAK) (EIAJ))
Number of channels	.2 channels (stereo)
Digital output	
Optical output:15 to -20 dBm (v	vavelenght: 660 nm)
Frequency deflection: Leve	el 2 (standard mode)

 Recording specification values are for the LINE input (ANALOG).

3. INPUT JACKS

Optical digital input jacks Coaxial digital input jack Audio LINE input jack

4. OUTPUT JACKS

Optical digital output jack Coaxial digital output jack Audio LINE output jack

5. RECORDING FUNCTIONS

- Recording
- Automatic digital-source synchro recording (1-track recording)
- Automatic digital-source synchro recording (All-track recording)

- REC MUTE
- AUTO TRACK INCREMENT
- AUTO REC/PAUSE
- Remaining recording time display
- PREVIOUS
- MANUAL TRACK INCREMENT
- INPUT SELECTOR
- TOC Write
- Fade-in/fade-out
- SCMS (Serial Copy Management System)
- Sampling monitor

6. PLAYBACK FUNCTIONS

- PLAY
- PAUSE
- STOP
- MANUAL search
- TRACK search
- Direct song selection
- 1-Track repeat
- All-track repeat
- Programmed repeat
- Programmed playback (max. 24 tracks)
- Program check
- Program correction
- Program clear
- Pause programming
- Program reservation
- SKIP playback
- DISPLAY OFF
- TIME display switching
- Random playback
- Fade in/Fade out

7. ACCESSORIES

•	Remote control unit (CU-PD075)	. 1
•	Size AAA/R03 dry cell batteries	2
	Audio cable	
•	Control cable	. 1
	Operating Instructions	

NOTE:

The specifications and design of this product are subject to change without notice, due to improvements.